![Manual background](/images/new-backgrounds/29780/29780227x1.webp)
| 1 |
|
|
| *DIT4096IPW | ||
A | CSS | ||
| COPY/C | ||
|
| L | |
| CLK1 | ||
| CLK0 | ||
| MCLK | ||
B | V10 | ||
| DGND | ||
| FMT0 | ||
| FMT1 | ||
| SCLK | ||
| SYNC | ||
C | SDATA | ||
|
|
| |
|
|
|
|
| M/S | ||
| *DIR1703E | ||
| ADFG | ||
| BRATE0 | ||
D |
|
|
|
| BRATE1 | ||
| SCKO | ||
| VDD | ||
| DGND | ||
| XTO | ||
| XTI | ||
E | CKTRNS | ||
| |||
| LRCKO | ||
| BCKO | ||
| DOUT | ||
| SCF0 | ||
| SCF1 | ||
F |
|
|
|
114
1
| 2 |
|
| 3 |
| 4 |
1 |
|
|
|
| 28 | MODE |
2 |
|
|
|
| 27 | U |
3 |
|
|
|
| 26 | V |
4 | Audio |
|
| Line | 25 | BLS |
| Serial |
|
| |||
| Driver |
|
| |||
5 | Port |
|
| 24 | BLSM | |
|
|
| ||||
6 |
|
|
|
| 23 | EMPH |
7 | Reset |
| CUV | Clock | 22 | AUDIO |
|
|
|
| |||
8 | Logic | Data BUFFER | Generator | 21 | MONO | |
|
|
|
| |||
9 |
|
|
|
| 20 | MDAT |
10 |
|
|
|
| 19 | VDD |
11 |
|
|
|
| 18 | TX+ |
12 |
|
|
|
| 17 | TX- |
13 |
|
|
|
| 16 | DGND |
14 |
|
|
|
| 15 | RST |
1 |
|
|
|
| 28 | CKSEL |
2 |
|
|
|
| 27 | UNLOCK |
3 |
|
|
|
| 26 | FMT1 |
4 | OSC |
|
|
| 25 | FMT0 |
5 |
|
|
|
| 24 | VCC |
6 |
| PLL1 | OSC | Audio | 23 | AGND |
| Selector | Clock | ||||
|
|
|
|
| ||
7 |
| 100MHZ | & Data | 22 | FILT | |
| Generator | |||||
|
|
|
|
|
| |
8 | 2 |
|
|
| 21 | RST |
| SpAct | PLL2 |
| |||
|
|
|
|
| ||
9 | Wrslk |
|
| 20 | DIN | |
|
|
|
|
| ||
10 | S/PDIF |
|
|
| 19 | BRSEL |
DECODER |
| rdclk |
| |||
11 |
| FIFO |
|
| 18 | BFRAME |
|
|
|
|
|
| |
12 |
|
|
|
| 17 | EFMLG |
13 |
|
|
|
| 16 | URBIT |
14 |
|
|
|
| 15 | CSBIT |
|
|
|
|
| ||
| 2 |
|
| 3 |
| 4 |