Silicon Image SSD-D32G(I)-4300 manual Device Control Register, Operation, Bits Description

Models: SSD-D32G(I)-4300

1 88
Download 88 pages 33.84 Kb
Page 47
Image 47
Table 25: Device Control Register

ATA REGISTERS

SSD-DXXX(I)-4300 DATA SHEET

DEVICE CONTROL REGISTER

The Device Control register is used to control the interrupt request and issue ATA software resets.

Table 25: Device Control Register

Operation

D7

D6

D5

D4

D3

D2

D1

D0

Write

-

-

-

-

1

SRST

nIEN

0

 

 

 

 

 

 

 

 

 

Bit(s) Description

7-4 Reserved bits.

3 Always set to 1.

2 Software Reset (SRST). When set, resets the ATA software.

1Interrupt Enable (nIEN). When set, device interrupts are disabled. There is no function in the memory-mapped mode.

0 Always set to 0.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

4300D-00DSR

PAGE 38

FEBRUARY 27, 2009

Page 47
Image 47
Silicon Image SSD-D32G(I)-4300 manual Device Control Register, Operation, Bits Description