Ultra Fast USB 2.0
Chapter 8 Pin Reset States
| Hardware | Firmware |
| Initialization | Operational |
Voltage | RESET |
|
Signal (v) |
|
|
VDD33 |
| RESET |
|
|
VSS | Time |
(t) | |
| Figure 8.1 Pin Reset States |
| Table 8.1 Legend for Pin Reset States Table |
|
|
SYMBOL | DESCRIPTION |
|
|
Y | Hardware enables function |
|
|
0 | Ouput low |
|
|
1 | Output high |
|
|
Hardware disables function | |
|
|
Z | Hardware disables output driver (high impedance) |
|
|
PU | Hardware enables pullup |
|
|
PD | Hardware enables pulldown |
|
|
HW | Hardware controls function, but state is protocol dependent |
|
|
(FW) | Firmware controls function through registers |
|
|
VDD | Hardware supplies power through pin, applicable only to |
| CARD_PWR pins |
|
|
none | Hardware disables pad |
|
|
8.1Pin Reset States
Table 8.2 USB2640 Pin Reset States
|
|
| RESET STATE |
|
| |
|
|
|
|
|
|
|
|
|
|
|
| PU/ |
|
| PIN | PIN NAME | FUNCTION |
| OUTPUT | PD | INPUT |
|
|
|
|
|
|
|
1 | USBDN_DM2 | USBDN_DM2 |
| 0 | PD | |
|
|
|
|
|
|
|
2 | USBDN_DP2 | USBDN_DP2 |
| 0 | PD | |
|
|
|
|
|
|
|
Revision 2.0 | 50 | SMSC USB2640/USB2641 |
| DATASHEET |
|