26

BIOS Setup

Chipset Features Setup

The Chipset Features Setup option changes the values of the chipset registers. These registers control system options in the computer.

Note: Change these settings only if you are familiar with the Chipset.

Run the Chipset Features Setup as follows.

1.Choose ÒCHIPSET FEATURES SETUPÓ from the Main Menu and the following screen appears. (The screen below shows default settings.)

ROM PCI/ISA BIOS

CHIPSET FEATURES SETUP

AWARD SOFTWARE, INC.

Auto Configuration

:

Enabled

 

 

 

DRAM Timing

:

60 ns

 

 

 

DRAM Leadoff Timing

:

10/6/3

 

 

 

DRAM Read Burst (EDO/FP)

:

x222/x333

 

 

 

DRAM Write Burts Timing

:

x222

 

 

 

Fast EDO Lead Off

:

Disabled

 

 

 

Refresh RAS# Assertion

:

4

CLKS

 

 

 

Fast RAS To CAS Delay

:

3

 

 

 

 

DRAM Page Idle Timer

:

2

Clks

 

 

 

DRAM Enhanced Paging

:

Enabled

 

 

 

Fast MA to RAS# Delay

:

2

Clks

 

 

 

SDRAM (CAS Lat/RAS-to-CAS):

3/3

 

 

 

SDRAM Speculative Read

:

Disabled

 

 

− ↓ → ←: Select Item

System BIOS Cacheable

:

Disabled

ESC : Quit

Video BIOS Cacheable

:

Disabled

F1

: Help

PU/PD/+/– : Modify

8 Bit I/O Recovery Time

:

3

 

F5

: Old Values (Shift)F2 : Color

16 Bit I/O Recovery Time

:

3

 

F6

: Load BIOS Defaults

Memory Hole At 15M-16M

:

Disabled

F7

: Load Setup Defaults

2.Use the arrow keys to move between items and select values. Modify selected fields using the PgUp/PgDn/+/Ð keys.

A short description of screen items follows:

Auto Configuration Enable this option (strongly recommended) and the system automatically sets all options on the left side of the screen (except cache update mode & BIOS cacheable).

 

If this option is Enabled you must boot

 

from Turbo mode.

DRAM Timing

Use the default setting.

DRAM Leadoff Timing

Use the default setting.

Page 30
Image 30
SOYO SOYOTM manual Chipset Features Setup, Dram Timing, Dram Leadoff Timing, Clks