Texas Instruments TLV320AIC3107EVM-K manual

www.ti.com

Power Supply Connector Pin Header, J15

Note that P5 comprises the signals needed for an I2S serial digital audio interface; the control interface (I2C and RESET) signals are routed to P4. I2C is actually routed to both connectors; however, the device is connected only to P4.

A.3 Power Supply Connector Pin Header, J15

J15 provides connection to the common power bus for the TLV320AIC3107EVM. Power is supplied on the pins listed in Table A-3.

Table A-3. Power Supply Pinout

Signal	Pin Number		Signal
NC	J15.1	J15.2	NC
+5VA	J15.3	J15.4	NC
DGND	J15.5	J15.6	AGND
DVDD (1.8V)	J15.7	J15.8	NC
IOVDD (3.3V)	J15.9	J15.10	NC

The TLV320AIC3107EVM-K motherboard (the USB-MODEVM Interface board) supplies power to J15 of the TLV320AIC3107EVM. Power for the motherboard is supplied either through its USB connection or via terminal blocks on that board.

SLAU261–November 2008

EVM Connector Descriptions

35

Submit Documentation Feedback

Image 35

Texas Instruments TLV320AIC3107EVM-K quick start Power Supply Connector Pin Header, J15, Table A-3. Power Supply Pinout

Contents

TLV320AIC3107EVM-K EVM-Compatible Device Data Sheets USB-MODEVM SW2 Settings Introduction FeaturesTLV320AIC3107EVM-K Block Diagram EVM Overview USB-MODEVM Interface Board TLV320AIC3107EVM-K Block Diagram List of Stand-alone Jumpers Default Configuration and ConnectionsUSB-MODEVM SW2 Settings 2 TLV320AIC3107EVM Jumpers and Switches Power Connections EVM Connections TLV320AIC3107EVM-K Setup and InstallationSoftware Installation Quick Start Tabs Quick Start USB-MODEM ConfigurationsTLV320AIC3107EVM Software Quick Start Preset Configurations Tab Quick Start Preset Configurations Main Software Screen Main Software Screen With Indicators and Functions Detailed TLV320AIC3107 Block Diagram Audio Input/ADC Tab Audio Input/ADC Tab Bypass Paths Tab Bypass Paths Tab Audio Interface Tab Audio Interface Tab Clocks Tab Configuring the Codec Clocks and Fsref Calculation Use With PLL Setting ADC and DAC Sampling RatesUse Without PLL GPIO1 Tab GPIO1 Tab AGC Tab AGC Tab Left AGC Settings Filters Tab Filters Tab Digital Effects Filter ADC ADC FiltersHigh-Pass Filter DAC Digital Effects Filter DAC FiltersDe-emphasis Filters Shelf Filters Digital Effects Filters Analog Simulation Filters EQ Filters User Filters Preset Filters 3.6 3D Effect 10 DAC/Line Outputs Tab Line Output Mixers DAC Controls Output Stage Configuration Tab HP Output Stage Configuration Tab HP Outputs Tab High Power Outputs Tab Class-D Output Tab Class-D Output Tab Command Line Interface Tab Command Line Interface Tab File Menu Table A-1. Analog Input/Output Connectors Appendix a EVM Connector DescriptionsAnalog Interface Connectors Analog Input/Output Connectors Table A-2. Block a and Block B Digital Interface Pinout Block a and Block B Digital Interface Connectors J16 and J17 Table A-3. Power Supply Pinout Power Supply Connector Pin Header, J15 TP4 Avdd DAC Appendix B TLV320AIC3107EVM Schematic Appendix B Appendix C TLV320AIC3107EVM Layout Views Figure C-1. Assembly layer Figure C-3. Layer Figure C-5. Bottom Layer Table D-1. TLV320AIC3107EVM Bill of Materials Appendix D TLV320AIC3107EVM Bill of Materials Not Appendix E USB-MODEVM Schematic Ti a HIGH-PERFORMANCE Analog Division Table F-1. USB-MODEVM Bill of Materials Appendix F USB-MODEVM Bill of Materials Designators Description Manufacturer Table G-1. USB Control Endpoint Hidsetreport Request Table G-2. Data Packet ConfigurationAppendix G USB-MODEVM Protocol USB-MODEVM Protocol 0x12 0xA0 0x02 0x05 0xAA 0x55 0x01 0xA0 0x02 0x05 Table G-3. Gpio Pin Assignments Gpio Capability Writing Scripts Writing Scripts FCC Warning Evaluation BOARD/KIT Important Notice Important Notice