www.ti.com | GPIO Capability |
G.2 GPIO Capability
The
Table G-3. GPIO Pin Assignments
Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
x | P3.5 | P3.4 | P3.3 | P1.3 | P1.2 | P1.1 | P1.0 |
Example: write P3.5 to a 1, set all others to 0:
[0]0x18
[1]0x00
[2]0x01
[3]0x00
[4]0x40
The user may also read back from the GPIO to see the state of the pins. Let's say we just wrote the previous example to the port pins.
Example: read the GPIO
[0]0x08
[1]0x00
[2]0x01
[3]0x00
The return packet should be:
[0]0x28
[1]0x00
[2]0x01
[3]0x00
[4]0x40
49 |
Submit Documentation Feedback