TS1G~32GCF133

 

133X CompactFlash Card

 

 

 

 

 

 

 

 

 

 

 

 

Signal Name

Dir.

Pin

Description

-INPACK

O

43

This signal is not used in this mode.

(PC Card Memory Mode)

 

 

 

 

-INPACK

 

 

The Input Acknowledge signal is asserted by the CompactFlash Storage Card

(PC Card I/O Mode)

 

 

when the card is selected and responding to an I/O read cycle at the address that

Input Acknowledge

 

 

is on the address bus. This signal is used by the host to control the enable of any

 

 

 

 

input data buffers between the CompactFlash Storage Card and the CPU.

DMARQ

 

 

This signal is a DMA Request that is used for DMA data transfers between host

 

 

and device. It shall be asserted by the device when it is ready to transfer data to

(True IDE Mode)

 

 

 

 

or from the host. For Multiword DMA transfers, the direction of data transfer is

 

 

 

 

 

 

 

 

controlled by -IORD and -IOWR. This signal is used in a handshake manner with

 

 

 

 

-DMACK, i.e., the device shall wait until the host asserts -DMACK before

 

 

 

 

negating DMARQ, and reasserting DMARQ if there is more data to transfer.

 

 

 

 

DMARQ shall not be driven when the device is not selected.

 

 

 

 

While a DMA operation is in progress, -CS0 and –CS1 shall be held negated and

 

 

 

 

the width of the transfers shall be 16 bits.

 

 

 

 

If there is no hardware support for DMA mode in the host, this output signal is not

 

 

 

 

used and should not be connected at the host. In this case, the BIOS must report

 

 

 

 

that DMA mode is not supported by the host so that device drivers will not

 

 

 

 

attempt DMA mode.

 

 

 

 

A host that does not support DMA mode and implements both PCMCIA and

 

 

 

 

True-IDE modes of operation need not alter the PCMCIA mode connections

 

 

 

 

while in True-IDE mode as long as this does not prevent proper operation in any

 

 

 

 

mode.

 

 

 

 

-IORD

I

34

This signal is not used in this mode.

(PC Card Memory Mode)

 

 

 

 

-IORD

 

 

This is an I/O Read strobe generated by the host. This signal gates I/O data onto

 

 

the bus from the CompactFlash Storage Card when the card is configured to use

(PC Card I/O Mode)

 

 

 

 

the I/O interface.

 

 

 

 

-IORD

 

 

In True IDE Mode, while Ultra DMA mode is not active, this signal has the same

 

 

function as in PC Card I/O Mode.

(True IDE Mode – Except

 

 

Ultra DMA Protocol Active)

 

 

 

 

-HDMARDY

 

 

In True IDE Mode when Ultra DMA mode DMA Read is active, this signal is

(True IDE Mode – In Ultra

 

 

asserted by the host to indicate that the host is read to receive Ultra DMA data-in

DMA Protocol DMA Read)

 

 

bursts. The host may negate -HDMARDY to pause an Ultra DMA transfer.

 

 

 

 

HSTROBE

 

 

In True IDE Mode when Ultra DMA mode DMA Write is active, this signal is the

 

 

data out strobe generated by the host. Both the rising and falling edge of

(True IDE Mode – In Ultra

 

 

 

 

HSTROBE cause data to be latched by the device. The host may stop

DMA Protocol DMA Write)

 

 

 

 

generating HSTROBE edges to pause an Ultra DMA data-out burst.

 

 

 

 

 

 

 

 

 

 

Transcend Information Inc.

8

Page 8
Image 8
Transcend Information TS8GCF133, TS4GCF133, TS1GCF133, TS16GCF133, CF 133X, TS32GCF133, TS2GCF133 dimensions Inpack