Manuals / VXI / Computer Equipment / Switch

VXI SM8000 Preparation For Use, Introduction, Calculating System Power And Cooling Requirements

Models: SM8000

1 74

Download 74 pages 4.14 Kb

Page 21

PREPARATION FOR USE

VXI Technology, Inc.

SECTION 2

PREPARATION FOR USE

INTRODUCTION

When the SMIP II is unpacked from its shipping carton, the contents should include the following items:

(1) SMIP II VXIbus module

(1) SM8000 Series Optical Switch User’s Manual (this manual)

All components should be immediately inspected for damage upon receipt of the unit.

Once the SMIP II is assessed to be in good condition, it may be installed into an appropriate C- size or D-size VXIbus chassis in any slot other than slot zero. The chassis should be checked to ensure that it is capable of providing adequate power and cooling for the SMIP II. Once the chassis is found adequate, the SMIP’s logical address and the chassis’ backplane jumpers should be configured prior to the SMIP’s installation.

CALCULATING SYSTEM POWER AND COOLING REQUIREMENTS

It is imperative that the chassis provide adequate power and cooling for this module. Referring to the chassis user’s manual, confirm that the power budget for the system (the chassis and all modules installed therein) is not exceeded and that the cooling system can provide adequate airflow at the specified backpressure.

It should be noted that if the chassis cannot provide adequate power to the module, the instrument may not perform to specification or possibly not operate at all. In addition, if adequate cooling is not provided, the reliability of the instrument will be jeopardized and permanent damage may occur. Damage found to have occurred due to inadequate cooling would also void the warranty of the module.

SETTING THE CHASSIS BACKPLANE JUMPERS

Please refer to the chassis operation manual for further details on setting the backplane jumpers.

SM8000 Series Preparation for Use

21

Image 21

VXI SM8000 user manual Preparation For Use, Introduction, Calculating System Power And Cooling Requirements, Section

Contents

P/N Released February 13 VXI Technology, Inc2031 Main Street Irvine, CA 949 OPTICAL SWITCH USER’S MANUALVXI Technology, Inc SECTION TABLE OF CONTENTSSECTION SECTIONUncalibrated Operation - Move-To-Absolute-Step Command SetWrite Example Read ExampleSM8000 Series Preface VXI Technology, IncLIMITATION OF WARRANTY WARRANTYCERTIFICATION RESTRICTED RIGHTS LEGENDD E C L A R A T I O N O F C O N F O R M I T Y Optical SwitchVXI Technology, Inc 2031 Main StreetSM8000 Series Preface VXI Technology, IncTERMS AND SYMBOLS GENERAL SAFETY INSTRUCTIONSUse Proper Power Cord Use Proper Power SourceAvoid Electric Shock WARNINGS CONTGround the Product Operating ConditionsVXI Technology World Headquarters SUPPORT RESOURCESVXI Technology Cleveland Instrument Division VXI Technology Lake Stevens Instrument DivisionSM8000 Series Preface VXI Technology, IncSECTION INTRODUCTIONOVERVIEW SM8000 SERIES - OPTICAL SWITCH CONTROLLER Configurations SM8001 / SM8002 - MULTI-CHANNEL SWITCHES1 x N FIGURE 1-2 SM8001 / 8002 SWITCHESDuplex 1 x N 2 x N Blocking1 All specifications referenced without connectors SM8001 / SM8002 MULTI SWITCH SPECIFICATIONS780 - 1650 nm 0.6 dB typical, 1.2 dB maximumSPST SM8003 - PRISM SWITCHESSPDT Transfer - Position2 Repeatability for 100 cycles at constant temperature SM8003 PRISM SWITCH SPECIFICATIONS780 - 1570 nm 0.6 dB typical, 1.1 dB maximumResolution SM8101 / SM8102 SPECIFICATIONSSM8101 / SM8102 - OPTICAL ATTENUATORS 0 - 10 dBSETTING THE CHASSIS BACKPLANE JUMPERS CALCULATING SYSTEM POWER AND COOLING REQUIREMENTSPREPARATION FOR USE INTRODUCTIONswitch to 1 and the front switch to SETTING THE LOGICAL ADDRESSBACK FRONTDivide by switch to C and the front switch toConvert to MSB and LSB SELECTING THE EXTENDED MEMORY SPACEOPTICAL CONNECTIONS Service should only be performed by qualified personnelCleaning Optical Connectors Mating Optical ConnectorsOPERATION GENERAL DESCRIPTIONSECTION FIGURE 3-2 SM8003 PRISM SWITCHES SM8003 - Prism SwitchesSPST SPDTSM8101 / SM8102 - Optical Attenuators FIGURE 3-3 ATTENUATOR DIAGRAMSM8001 / SM8002 - Multi-Channel Switches OPERATIONResetting the Switch Relay Registers - Output Channel SelectionRESET 1 x N Switch ConfigurationFIGURE 3-4 1 X N SWITCH CONFIGURATION TABLE 3-1 CONTROL CODES FOR 1XN CONFIGURATIONDuplex 1 x N Switch Configuration FIGURE 3-5 DUPLEX 1 X N SWITCH CONFIGURATIONTABLE 3-2 CONTROL CODES FOR DUPLEX 1 X N CONFIGURATION 2 x N Blocking Switch Configuration FIGURE 3-6 2 X N BLOCKING SWITCH CONFIGURATIONTABLE 3-3 CONTROL CODES FOR 2 X N BLOCKING CONFIGURATION 2 x N Non-Blocking Switch Configuration FIGURE 3-7 2 X N NON-BLOCKING SWITCH CONFIGURATIONTABLE 3-4 CONTROL CODES FOR 2 X N NON-BLOCKING CONFIGURATION FIGURE 3-8 MULTI-SWITCH TIMING Calculating Switching TimeSM8101 / SM8102 - Optical Attenuators SM8003 - Prism SwitchesControl Modes Starting the DeviceUncalibrated Operation - Move-To-Absolute-Step Calibrated OperationStep 2 - Query Default Parameters Step 1 - Power Up and InitializeStep 3 - Actuate the Device BUSY SignalPROGRAMMING REGISTER ACCESSADDRESSING thenOFFSET TABLE 4-1 SMIP II REGISTER MAP - A16WRITE FUNCTION READ FUNCTIONID Register - Read Only SMIP II REGISTERS - A16Logical Address Register - Write Only Device Type Register - Read OnlyOffset Register - Read and Write Control Register - Write OnlySerial Number High Register - Read Only Serial Number Low Register - Read OnlyInterrupt Control Register - Read and Write Interrupt Status Register - Read OnlySubclass Register - Read Only ADDRNVM Access Register - Write NVM Access Register - ReadBoard X, Y Used Address Register - Read and Write Trace RAM Start High Register - Read and WriteTrace RAM End Low Register - Read and Write Trace RAM End High Register - Read and WriteTrace RAM Address HIGH Register - Read and Write Trace RAM Address LOW Register - Read and WriteTTL Trigger Polarity Register - Write Only Open Trigger Select Register - Write OnlyADDR ADDRBusy Trigger Control Register - Read and Write Trace RAM Control Register - Read and WriteADDR ADDRBoard Busy Register - Read Only Trigger Advance Register - Write OnlyReserved Registers - Read and Write ADDRVXI Configuration Space FIGURE 4-1 SM8000 SERIES - A24/A32 ADDRESS SPACE1M Memory Allocated to Store Module Settings 1M Memory Allocated for Configuration Relay RegistersControl Register - Read and Write See Typical Optical Multi Switch OperationSee Typical Optical Multi Switch Operation See Typical Optical Multi Switch OperationControl Register cont Delay Register - Read and Write Control Register contADDR ADDR Status Register - Read OnlyADDR Command Register - Write OnlyADDR Address Register - Write OnlyRELAY REGISTER OFFSET DEVICE MEMORYRelay Register 00 - Read and Write WRITING TO THE RELAY REGISTERSADDR Register 02 thru 08 - Read and Write Relay Optical Module’s Data Attenuation LevelRegister 0A thru 0C - Read Relay Optical Module’s Data Attenuation LevelPROGRAMMING EXAMPLES TYPICAL OPTICAL MULTI-SWITCH CONTROL EXAMPLETYPICAL OPTICAL ATTENUATOR CONTROL EXAMPLE WriteRead To operate the modules correctly, the SM8000 must be loaded with a valid Address in the Address Register. The SM8000 is hard coded at the factory with the optical modules default address of 73 = 49h, and may be used to generate the address used in the command. This is the address of all attenuators as shipped from the factory. During the programming of the optical module, the programmer may wish to omit sending the module’s address over the VXI Bus, letting the SM8000 generate the default address that is used in the command string. This could possibly increase throughput, by decreasing VXI Bus traffic, if the modules are receiving many commands, although this is only true if the optical module’s address is not changed by the user. If the address is to be changed, IT IS IMPERATIVE THAT THE NEW ADDRESS BE WRITTEN DOWN. Failure to do so will result in an inability to control the module. All four possible modules may have the same address. The SM8000 controls them on separate internal busses Bits COMMAND REGISTERTABLE 4-2 ATTENUATOR COMMAND SET COMMAND SETConvert to HIGHBYTE and LOWBYTE format Convert decimal step number to hexadecimalHIGHBYTE and LOWBYTE value to hexadecimal valuePage Convert integer decimal to hexadecimal Multiply dB value by 100 to get integer decimalConvert to HIGHBYTE and LOWBYTE formatdecimal value Convert hexadecimal value to an integerDivide by 100 to convert to dB value HIGHBYTE and LOWBYTE value toHIGHBYTE and LOWBYTE value to decimal value for wavelength nmhexadecimal value Convert hexadecimal value to an integerConvert the HIGHBYTE to get the month Convert to calibration temperatureConvert the MIDBYTE to get the day Convert the LOWBYTE and add 1900 to getnumber Convert the HIGHBYTE into the major revisionConvert the LOWBYTE into the minor revision Put the major and minor numbers together tovalue to an integer Multiply by 100 to convert decimal attenuationCovert integer to hexadecimal Concatenate HIGHBYTE and LOWBYTEused in the command. This is the address of all attenuators as hard coded at the factory with the optical modules defaultthe default address that is used in the command string. This traffic, if the modules are receiving many commands. AlthoughPage SM8000 Series Programming VXI Technology, IncINDEX VXIbus