Virtex-4 LX/SX Prototype Platform | Xilinx UG078 guide

R

4	www.xilinx.com	Virtex-4 LX/SX Prototype Platform
		UG078 (v1.2) May 24, 2006

Image 4

Xilinx UG078 manual Virtex-4 LX/SX Prototype Platform

Contents

Virtex-4 LX/SX Prototype Platform UG078 v1.2 May 24 Revision History Date Version Revision Table of Contents Virtex-4 LX/SX Prototype Platform Guide Contents Additional ResourcesConventions Typographical Preface About This Guide Online DocumentMeaning or Use Example CD-ROM Contents Package ContentsIntroduction Features Introduction Virtex-4 LX/SX Prototype Platform Block Diagram Detailed Description Power SwitchDetailed Description Power Supply Jacks Power Enable Jumpers Configuration Ports Serial Mode Jtag Chain Jtag Termination Jumper 6a. Upstream System ACE Interface Connector 6b. Downstream System ACE Interface Connector 6c. Upstream Interface Connector Upstream Interface Connector 44-Pin Female VCCO-Enable Supply Jumpers 6d. Downstream Interface ConnectorPrototyping Area Oscillator Sockets Clock Name Pin Number Differential Clock Inputs SMA Clock Pin Connections for SF363 and FF668Clock Name SMA Clock Pin Connections for FF1148 and FF1513 DUT Socket Pin Breakout Breakout User LEDs Active-High FF668 Reset Switch Active-Low Program SwitchPlatform Flash Isprom