YMF715E
(4) SEL=4 (for Notebook PC)
AEN
RESETDRV /IOW,/IOR
/IOW,/IOR
138
AEN* |
|
|
| MP2 | BCLK_ZV | }ZV Port |
AEN |
|
|
|
| ||
|
|
|
| MP3 | LRCK_ZV | |
|
|
|
|
| ||
RESET |
|
|
| MP4 | SIN_ZV | |
/IOW,/IOR | MP5 | /XRST | Peripheral | |||
BCLK_ML | Equipment | |||||
MP6 |
| |||||
|
| |||||
MP7 | LRCK_ML |
| ||||
|
|
|
| |||
|
|
|
|
| ||
|
|
|
| MP8 | SIN_ML |
|
|
|
|
|
|
| |
| MP0 | MP1 | MP9 | TXD |
|
|
| /EXTEN | /SYNCS | CLKO | TXD |
|
|
| RESET | /OPLCS | XII | RXD |
|
|
|
|
| DO2 |
|
| |
| /IOW | OPL4- |
|
| ||
|
|
|
| |||
| /IOR | ML/ML2 LRO |
|
| ||
|
|
| ||||
245 |
|
| BCO |
|
| |
DBDIR |
|
|
|
|
1. 16bit Address Decode
The signal AEN* generated by decoding
2. ZV Port and
ZV port is supported by using the internal DAC of
(i)either
(ii)which function the internal DAC is used for is determined by the SA3 Control register, index 02h, VZE bit.
May 21, 1997