Intel IQ80333 Detail Descriptions of Switches/Jumpers, Switch S6A1 BPCI-X Reset, Switch S7A1

Page 40

Intel® IQ80333 I/O Processor

Hardware Reference Section

3.9.6Detail Descriptions of Switches/Jumpers

3.9.6.1Switch S1C2: Intel® 80333 I/O Processor Reset

This switch resets 80333.

3.9.6.2Switch S6A1: BPCI-X Reset

This switch resets the PCI-X B segment bus.

3.9.6.3Switch S8A1: Rotary

Table 20.

Rotary Switch Settings

 

 

 

 

Position

Description

 

 

 

 

0

Enables private devices on the secondary PCI-X slot. Redboot uses this setting to configure

 

Factory Default

private devices

 

 

 

 

1

Disables private devices on the secondary PCI-X slot. This setting allows the host to see all

 

the devices on the secondary PCI bus.

 

 

 

 

 

 

2-F

These settings are meaningless to Redboot. Other applications may use these settings for

 

configuration or software utilization.

 

 

 

 

 

 

For more information, please see Section 3.6.6, “Rotary Switch” on page 33.

3.9.6.4Switch S7A1

This 10 pin switch that allows the user to enable or disable various features. Please see specifics below.

3.9.6.4.1S7A1-1: PCI-X Bus A Speed Enable Corresponding to Signal Name PBI_AD3

This switch allows the user to force the PCI-X bus A to run at 133 MHz or 100 MHz.

Table 21. S7A1-1: PCI-X Bus A Speed Enable

S7A1-1

 

Operation Mode

 

 

 

Open

Enables 133

MHz on PCI-X bus A

 

 

 

Closed

Enables 100

MHz on PCI-X bus A (Default Mode)

 

 

 

3.9.6.4.2S7A1-2: Reset I/O Processor Core Corresponding to Signal Name PBI_AD5

RESET MODE is latched at the de-asserting edge of P_RST# and it determines when the 80333 is held in reset until the Intel XScale® core Reset bit is cleared in the PCI Configuration and Status Register.

40

Customer Reference Board Manual

Image 40
Contents Intel IQ80333 I/O Processor Customer Reference Board ManualCustomer Reference Board Manual Contents Dram 2.2 Figures Tables Revision History Date Revision DescriptionDocument Purpose and Scope Other Related DocumentsElectronic Information Component ReferencesElectronic Information Component ReferenceTerms and Definitions Terms and DefinitionsDefinition Intel 80333 I/O Processor Intel 80333 I/O Processor Block Diagram 231Summary of Features Feature DefinitionHardware Installation Kit ContentFirst-Time Installation and Test Power Requirements Factory Settings Contents of the FlashDevelopment Strategy Supported Tool BucketsRedHat RedBoot Target MonitorsSerial-UART Communication Host Communications ExamplesJtag Debug Communication Network Communication Network Communication ExampleCommunicating with RedBoot GNUPro GDB/InsightIntel IQ80333 I/O Processor Connecting with GDB GDB set remotebaudThis Page Left Intentionally Blank Target Market Functional DiagramPCI Express RAID card Form-Factor/Connectivity Features Board Form-Factor/ConnectivityPower Power FeaturesBattery Backup Memory SubsystemFlash Memory Requirements Flash Memory RequirementsInterrupt Routing External Interrupt Routing to Intel 80333 I/O ProcessorPeripheral Bus Features 80333 populates the peripheral bus as depicted by FigureFlash ROM Flash ROM FeaturesFlash Connection on Peripheral Bus Rotary Switch UartNon-Volatile RAM Audio BuzzerBattery Status Buffer Requirements Battery StatusName Description Debug Interface Console Serial PortJtag Port Jtag DebugJtag Port Pin-out Board Reset Scheme Reset Requirements/SchemesSwitches and Jumpers Switch SummaryDefault Switch Settings of S7A1- Visual Switch SummaryJumper Summary Connector SummaryGeneral Purpose Input/Output Header Detail Descriptions of Switches/Jumpers Switch S1C2 Intel 80333 I/O Processor ResetSwitch S6A1 BPCI-X Reset Switch S8A1 RotarySwitch S7A1-3 Retry Settings and Operation Mode Switch S7A1-2 Reset IOP Settings and Operation ModeS7A1-4 PCI-X Bus B Speed Enable Settings and Operation Mode S7A1-9 Operation Mode S7A1-8 Operation ModeS7A1-10 Operation Mode Jumper J1C1 Jtag Chain Jumper J7D1 Flash bit-widthJumper J1D2 Uart Control Jumper J9D3 Buzzer Volume Control Jumper J7B4 SMBus HeaderDram Components on the Peripheral BusFlash Connection to Peripheral Bus Peripheral Bus Memory Map Address Range in Hex Size Data Bus Width DescriptionBoard Support Package BSP Examples Intel 80333 I/O Processor Memory MapRedBoot Intel 80333 I/O Processor Files RedBoot* Intel 80333 I/O Processor Memory MapVirtual Address Physical Address Size Description Mov R8, r4 IQ80321 and IQ80333 Comparisons This Page Left Intentionally Blank Introduction PurposeRelated Web Sites Setup Hardware SetupSoftware Setup Software Flow DiagramNew Project Setup Creating a New ProjectConfiguration Flashing with Jtag OverviewUsing Flash Programmer Debugging Out of Flash Building an Executable File From Example CodeRunning the CodeLab Debugger Launching and Configuring DebuggerManually Loading and Executing an Application Program Using Breakpoints Displaying Source CodeSetting CodeLab Debug Options Stepping Through the CodeExploring the CodeLab Debug Windows Watch Window Registers WindowVariables Window Debugging Basics Hardware and Software BreakpointsSoftware Breakpoints Hardware BreakpointsExceptions/Trapping

IQ80333 specifications

The Intel IQ80333 is a high-performance microprocessor designed specifically for advanced networking, telecommunications, and industrial control applications. Known for its ability to deliver exceptional processing power while maintaining efficiency, the IQ80333 represents a key component in the evolution of embedded systems and real-time applications.

One of the principal features of the IQ80333 is its multi-core architecture. It is equipped with dual-core processing capabilities, allowing it to handle multiple tasks simultaneously. This multi-core setup leads to improved throughput and responsiveness, which is critical in environments that demand real-time data processing and robust multitasking.

The IQ80333 is built on Intel's x86 architecture, ensuring compatibility with a wide range of software applications. This feature is particularly valuable for system designers looking to leverage existing codebases while upgrading their hardware. The x86 architecture also supports a variety of operating systems, giving developers the flexibility to choose the most suitable environment for their applications.

In terms of performance, the IQ80333 boasts a clock speed that can reach up to 1.6 GHz. This high frequency, combined with a well-optimized pipeline and cache architecture, allows for swift execution of complex algorithms and processing-intensive tasks. The chip features a large L2 cache, which enhances its ability to manage memory operations and increases overall system performance.

Power efficiency is another standout characteristic of the Intel IQ80333. Designed for embedded applications, it incorporates features that reduce power consumption without sacrificing performance. This energy-efficient design is particularly important for devices operating in remote environments or where power availability is limited.

The IQ80333 also integrates advanced security technologies that are critical for maintaining data integrity in networked applications. Features such as secure boot and hardware-based encryption provide a robust foundation for creating secure systems, guarding against unauthorized access and ensuring the confidentiality of sensitive information.

Moreover, the microprocessor supports a range of interfaces, including PCI Express, USB, and SATA, allowing seamless integration into various systems and enabling connectivity with peripheral devices. This versatility makes the IQ80333 a preferred choice for developers looking to create customized solutions in networking and industrial applications.

In summary, the Intel IQ80333 combines high performance, energy efficiency, and robust security features, making it an ideal choice for modern embedded systems. Its multi-core architecture, support for x86 software, and advanced connectivity options provide engineers and developers with the tools they need to build sophisticated applications. Whether in telecommunications, industrial control, or networking, the IQ80333 continues to be a pivotal component in the advancement of technology in these fields.