Intel IMB200VGE user manual Specifications, ¾ CPU Socket LGA775

Page 8

IMB200 LGA775 ATX MB User Manual

1.2Specifications

¾Processor: Intel® Pentium D/Pentium4/Celeron

¾North Bridge: Intel® 82865G

¾South Bridge: Intel® 82801EB(ICH5)

¾CPU Socket: LGA775

¾FSB: 533/800 Mhz

¾L2 Cache: Integrated in CPU(Depend on CPU)

¾BIOS: Phoenix Award BIOS Rev.6.00

¾System Memory: Support Dual Channel DDR 266/333/400 memory and the maximum capacity up to

4GB.

CPU FSB

DDR Type

DDR Frequency

 

 

 

800MHz

PC3200/PC2700/PC2100

400/333*/266MHz

533MHz

PC2700/PC2100

333/266MHz

*Because limited of chipset, when using FSB800Mhz CPU, PC2700 DDR (333 MHz) only supports 320 MHz.

¾IDE Interface: Two IDE connector and up to four devices, Ultra DMA 100 supported

¾FDD Interface: Supports up to 2 drives

¾Serial Ports: RS232/422/485 Portx1,RS232 Portx3

¾Parallel Ports: One parallel port with ECP/EPP/SPP supported

¾VGA Controller:

¾Chipset Integrated VGA Controller and Supports up to 2048x1536 at 75 Hz resolution on non-interlaced CRT monitors

¾Ethernet: Intel82547GI/Intel82562ET

¾SATA: Two Channel and support the maximum data transfer rate could up to 150MB/s

2

Introduction

Image 8
Contents IMB200 Disclaimers ESD Precautions Jumpers and Connectors InstallationChapter Introduction Hardware DescriptionInstalling VGA driver Chapter Installing LAN DriverChapter Award Bios Utility P e n d i x a Watchdog Timer P e n d i x B PCI IRQ RoutingPage Introduction General DescriptionSpecifications ¾ CPU Socket LGA775Utilities Supported Ordering informationBoard Dimensions Jumpers and Connectors Board LayoutJumper Settings Jumper Default Setting Jumper SettingClear Cmos Setting JP7 CF Power Setting JP9 Connectors CN7PCI1~ Installation CPU InstallationInstallation Installation Installation Installation Installation Installation Installing ATX Power Supply Installing the MemoryInstallation General Output Connector CN37 Hardware DescriptionEnhance IDE1/IDE2 connecotor-IDE1 and IDE2 Floppy Disk Connector-FDD Display interface-CN1Parallel Port Connector COM1 Port Connector-CN2 Hardware Description Hardware Description USB USB USB USB Serial ATA Connectors-CN28/CN29 Hardware Description 16 CD/In Connector-CN9 17 CPU/System FAN Connector- CN23/CN24 Installing VGA driver Driver Disks’ ContentsWindows 2000 VGA Driver Installation IntroductionPage Windows XP VGA Driver Installation Drivers Supported Installing LAN DriverFeatures Bios Setup Award Bios UtilityBios Introduction Page Standard Cmos Setup Date TimeDrive a type/Drive B type Halt OnAdvanced Bios Features CPU FeatureDelay prior to Thermal Execute Disable BitThermal Management Limited Cupid MaxValQuick Power On Self Test Virus WarningFirst/Second/Third Boot Device Boot Other DeviceBoot Up Floppy Seek Swap Floppy DriveBoot Up NumLock Status Apic ModeAdvanced Chipset Features Darm Timing SelectableActive Precharge Delay Dram RAS# to CAS# DelaySystem Bios Cacheable Video Bios CacheableInit Display First Memory Hole At 15M-16MAGP Aperture Size MB On-Chip VGA On-Board Frame Buffer SizeIntegrated Peripherals On-Chip IDE DeviceOn-Chip Primary PCI IDE IDE Primary Master PIOIDE Primary Slave PIO IDE Primary Master UdmaOnboard Device On-Chip Serial ATAUSB Controller USB 2.0 ControllerUSB Keyboard Support AC97 AudioUart Mode Select UR2 Duplex ModeSuper IO Device Onboard FDC ControllerParallel Port Mode ECP mode Use DMAOnboard Uart 3/4 Onboard Parallel PortOnboard Uart 3/4 IRQ Spread SpectrumPower Management Setup Power ManagementAcpi Function Acpi Suspend TypeSuspend Mode HDD Power DownVideo Off Method Video Off In Suspend„ PWN After PWR-Fail Power On functionWake-Up By PCI card Reset Configuration Data PNP/PCI ConfigurationPNP OS Installed „ Resource controlled by „ PCI /VGA Palette SnoopPC Health Status Frequency/Voltage Control System FAN2 Speed+3.3V/+5V/+12V/-12V/-5V/VBATV/5VSB CPU Clock RatioSupervisor/User Password Setting Load Fail-Safe DefaultLoad Optimized Default Enter Password Exit Setting Save to Cmos and Exit Y/N? YQuit without saving Y/N? Y P e n d i x a Watchdog Timer P e n d i x B PCI IRQ Routing AppendixC Detailed memory Addess Mapping AppendixD I/O Shield