Intel Desktop Board D865PCD Technical Product Specification
1.6.3IDE Support
The board provides two Parallel ATA IDE connectors, which support a total of four devices (two per connector). The ICH5’s Parallel ATA IDE controller has two independent
•Programmed I/O (PIO): processor controls data transfer.
•
•Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 33 MB/sec.
•
•
✏NOTE
The Parallel ATA IDE interfaces also support ATAPI devices (such as
The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS) translation modes. The drive reports the transfer rate and translation mode to the BIOS.
The board supports Laser Servo
•
•
For information about | Refer to |
The location of the Parallel ATA IDE connectors | Figure 11, page 51 |
|
|
1.6.4Real-Time Clock, CMOS SRAM, and Battery
A
✏NOTE
If the battery and AC power fail, custom defaults, if previously saved, will be loaded into CMOS RAM at
26