Figure 18. | Platform Reset Diagram |
|
|
|
|
|
|
| FWH | TPM | PCI 32 |
|
| PCIRST2# |
|
|
|
|
|
|
| VGA | Port 80 |
| IDERST# | PCIRST1# |
|
| |
| IDE | SIO |
|
| |
|
|
|
| ||
|
|
|
|
| |
|
|
|
|
| |
| LPC |
|
|
| CPU 0 |
| Debug | N |
|
| |
| SYS_RESET# | PCIRST_ |
| MCH | CPURST# |
| ICH |
|
| CPU 1 | |
|
|
|
|
| |
| VRM_PWRGD |
|
|
|
|
|
|
|
|
| ITP |
|
|
|
|
| |
|
| SYS_PWRGD_3V3 |
|
| |
|
|
|
|
| |
|
|
|
| Slots |
|
3.3.12 | SMBus |
|
|
|
|
Figure 19 below illustrates the routing of the SMBus signal among the components.
| |
April 2007 | User’s Manual |
Order Number: | 33 |