Intel IQ80960RM, RN manual Jtag Header Pinout, Switch S1 Settings, Description

Page 27

Hardware Reference

3.9JTAG Header

The JTAG header allows debugging hardware to be quickly and easily connected to some of the IQ80960RM/RN processor’s logic signals.

The JTAG header is a 16-pin header. A 3M connector (part number 2516-6002UG) is required to connect to this header. The pinout for the JTAG header is shown in Table 3-8. The header and connector are keyed using a tab on the connector and a slot on the header to ensure proper installation.

Each signal in the JTAG header is paired with its own ground connection to avoid the noise problems associated with long ribbon cables. Signal descriptions are found in the i960® RM/RN I/O Processor Developer’s Manual, 80960RM I/O Processor Data Sheet and the 80960RN I/O Processor Data Sheet.

Table 3-8.

JTAG Header Pinout

 

 

 

 

 

 

 

 

 

 

Pin

Signal

Input/Output to 80960RM/RN

Pin

Signal

 

 

 

 

 

 

 

1

TRST#

IN

2

GND

 

3

TDI

IN

4

GND

 

5

TDO

OUT

6

GND

 

7

TMS

IN

8

GND

 

9

TCK

IN

10

GND

 

11

LCDINIT#

IN

12

GND

 

13

I_RST#

OUT

14

GND

 

15

PWRVLD

OUT

16

GND

Table 3-9describes switch setting options and defaults. These switch settings are sampled at Primary PCI Reset. See Table 5-1 “Initialization Modes” on page 5-3for processor initialization configurations.

Table 3-9.

Switch S1 Settings

 

 

 

 

 

 

 

 

Position

Name

Description

Default

 

 

 

 

 

 

 

 

Determines if the processor is to be held in reset.

 

 

S1-1

RST_MODE#

ON = hold in rest

OFF

 

 

 

OFF = allows processor initialization

 

 

 

 

Determines if the Primary PCI interface will be disabled.

 

 

S1-2

RETRY

ON = allows Primary PCI configuration cycles to occur

OFF

 

 

 

OFF = retries all Primary PCI configuration cycles

 

 

 

 

Notifies Memory Controller of the SDRAM width.

 

 

S1-3

32BITMEM_EN#

ON = Memory Controller utilizes 32-bit SDRAM access protocol

OFF

 

 

 

OFF = Memory Contoller utilizes 64-bit SDRAM access protocol

 

 

S1-4a

 

Determines whether Secondary PCI bus is a 32- or 64-bit bus.

 

 

32BITPCI_EN#

ON = indicates Secondary PCI bus is a 32-bit bus

OFF

 

 

 

OFF = indicates Secondary PCI bus is a 64-bit bus

 

a.This switch is active for IQ80960RN ONLY.

IQ80960RM/RN Evaluation Board Manual

3-7

Page 26 Page 28
Image 27
Page 26 Page 28
Contents Board Manual IQ80960RM/RN Evaluation PlatformIQ80960RM/RN Evaluation Platform Board Manual Contents 2.1 Tables FiguresPage Introduction IQ80960RM/IQ80960RN Platform Functional Block DiagramIQ80960RN Platform Physical Diagram Software Development Tools I960 RM/RN I/O Processor and IQ80960RM/RN FeaturesTornado Test and Debug Tools Tornado* for I20* Software Development ToolsetIxWorks* Real-Time Operating System Tornado Build ToolsCtools Software Development Toolset SPI610 Jtag Emulation SystemCtools and the MON960 Debug Monitor About This Manual Brief description of the contents of this manual followsTechnical Support Notational-ConventionsIntel Customer Electronic Mail Support Intel Customer Support ContactsCountry Literature Customer Support Number Product Document Name Company/ Order # Related InformationDocument Information Cyclone ContactsPage Getting Started Pre-Installation ConsiderationsSoftware Installation Installing Software Development ToolsVerify IQ80960RM/RN Platform is Functional Hardware InstallationBattery Backup Installing the IQ80960RM/RN Platforms in the Host SystemCreating and Downloading Executable Files Sample Download and Execution Using GDB960Page Hardware Reference Power RequirementsIQ80960RN Platform Power Requirements IQ80960RM Platform Power RequirementsSdram Performance Sdram PerformanceTable Clocks Flash ROM Programming Sdram ConfigurationsFlash ROM Upgrading SdramUart Register Addresses Secondary PCI Bus Expansion ConnectorsPCI Slots Power Availability Console Serial PortSecondary PCI Bus Interrupt and Idsel Routing Battery BackupLoss of Fan Detect Interrupt and Idsel RoutingLogic Analyzer Headers Logic Analyzer Header DefinitionsJ12 J10 Pin Switch S1 SettingsJtag Header Jtag Header PinoutLEDs Tests User LEDsUser LEDs During Initialization 10. Start-up LEDs MON96011. IQ80960RM/RN Connectors and LEDs Page I960 RM/RN I/O Processor Overview I960 RM/RN I/O Processor Block DiagramIQ80960RM/RN Platform Memory Map CPU Memory MapLocal Interrupts I960 RN/RM I/O Processor I960 RM/RN I/O Processor Interrupt Controller ConnectionsCPU Counter/Timers Primary PCI InterfaceSecondary PCI Interface Application Accelerator Unit DMA ChannelsApplication Accelerator Unit Performance Monitor UnitPage MON960 Support for IQ80960RM/RN MON960 Components1 MON960 Initialization 2 80960JT Core Initialization Memory Controller InitializationSdram Initialization Initialization Primary PCI Interface I960 Core SW1-1 SW1-2 Primary PCI Interface InitializationPrimary ATU Initialization Initialization ModesSecondary ATU Initialization PCI-to-PCI Bridge InitializationMON960 Kernel MON960 ExtensionsSecondary PCI Initialization SysPCIBIOSPresent PCI Bios RoutinesSysFindPCIDevice SysGenerateSpecialCycle SysReadConfigWord SysWriteConfigByte SysWriteConfigDword Secondary PCI Diagnostics Diagnostics / Example CodeAdditional MON960 Commands Board Level DiagnosticsBill of Materials Table A-1. IQ80960RN Bill of Materials Sheet 1Qty Location Part Description Manufacturer Table A-1. IQ80960RN Bill of Materials Sheet 2 Location Part Description Manufacturer Table A-1. IQ80960RN Bill of Materials Sheet 3CR8 Table A-1. IQ80960RN Bill of Materials Sheet 4Table A-2. IQ80960RM Bill of Materials Sheet 1 Table A-2. IQ80960RM Bill of Materials Sheet 2 Table A-2. IQ80960RM Bill of Materials Sheet 3 Table A-2. IQ80960RM Bill of Materials Sheet 4 Part Description Manufacturer Table A-2. IQ80960RM Bill of Materials Sheet 5Bill of Materials Schematics Table B-1. IQ80960RN Schematics ListSchematic Title IC Decoupling Connpcia REV Memory Controller Dclkin Dramclk LA Spares Dramclkla Mictor SDRAM-DIMM168P RST# Jtag Header Spci Conn Inta A6 RNC4R8P SAD48 SPAR64 SREQ4# Spares Table B-2. IQ80960RM Schematics List 80960RM REV Primary PCI Interface RCE1# RWE# Outb RAD16 TXD SBA0 DQ0 SCB0 SCE1# DQ2 SAD2 AD3S CONNPCI32 Trst A1 SINTD# B7 Intb Intc A7 SINTA# PALLV16V8-10JC Page Chip PALLV16V8Z-20JI PLD CodePage Recycling the Battery

RN, IQ80960RM specifications

The Intel IQ80960RM and RN are part of the Intel i960 family of microprocessors, which were specifically designed for embedded applications in real-time computing environments. Introduced in the early 1990s, these processors were aimed at providing high-performance processing capabilities in industrial, telecommunications, and military systems.

One of the key features of the IQ80960RM and RN is their ability to support a 32-bit architecture, delivering a significant performance advantage over 16-bit and earlier processors. This architecture enables the execution of complex algorithms and the management of large amounts of data, making these microprocessors suitable for demanding applications.

The i960 family is built around a superscalar architecture, allowing multiple instructions to be completed in a single clock cycle. This is achieved through advanced instruction pipelining, which significantly boosts throughput and overall computational speed. The IQ80960RM and RN also included features like branch prediction and out-of-order execution, enhancing efficiency and reducing latency in real-time applications.

Memory management capabilities are another strong point of the IQ80960RM and RN. They support both virtual and physical memory addressing, enabling sophisticated memory management strategies. Their integrated memory management unit (MMU) allows for easier and more effective memory allocation, critical for real-time operating systems that require precise timing and resource management.

Furthermore, these processors are designed with an extensive instruction set architecture (ISA), which supports a wide range of operations, including digital signal processing (DSP) tasks. This versatility allows them to be utilized in various applications, from automotive systems to robotics, where reliable performance is paramount.

The thermal performance and power efficiency of the IQ80960RM and RN has also been a notable characteristic. With operational capabilities across various temperature ranges, these chips are well-suited for harsh environments often found in industrial settings.

In terms of connectivity, the IQ80960 series supports multiple I/O interfaces and communication protocols, ensuring that they can integrate seamlessly with other components and systems. This flexibility enhances their usability in networked applications, particularly in embedded systems.

Overall, the Intel IQ80960RM and RN processors represent a significant step forward in embedded processor technology, characterized by their robust performance, advanced features, and ability to meet the stringent demands of real-time applications across various industries.
Top Page Image Contents