Intel RN, IQ80960RM manual SysWriteConfigByte

Page 48

MON960 Support for IQ80960RM/RN

5.4.2.8sysWriteConfigByte

This function allows the caller to write individual bytes to the configuration space of a specific device.

Calling convention:

int sysWriteConfigByte (

int bus_number,

int device_number,

int function_number,

int

register_number,

/* 0,1,2,...,255 */

UINT8*data

);

Return values:

This function returns SUCCESSFUL when the indicated byte was written correctly, or ERROR when there is a problem with the parameters.

5.4.2.9sysWriteConfigWord

This function allows the caller to write individual shorts (16 bits) to the configuration space of a specific device. The Register Number parameter must be a multiple of two (i.e., bit 0 must be set to “0”).

Calling convention:

int sysWriteConfigWord (

int bus_number,

int device_number,

int function_number,

int

register_number,

/* 0,2,4,...,254 */

UINT16 *data

);

Return values:

This function returns SUCCESSFUL when the indicated word was written correctly, or ERROR when there is a problem with the parameters.

5-10

IQ80960RM/RN Evaluation Board Manual

Page 47 Page 49
Image 48
Page 47 Page 49
Contents IQ80960RM/RN Evaluation Platform Board ManualIQ80960RM/RN Evaluation Platform Board Manual Contents 2.1 Figures TablesPage IQ80960RM/IQ80960RN Platform Functional Block Diagram IntroductionIQ80960RN Platform Physical Diagram I960 RM/RN I/O Processor and IQ80960RM/RN Features Software Development ToolsTornado* for I20* Software Development Toolset IxWorks* Real-Time Operating SystemTornado Build Tools Tornado Test and Debug ToolsCtools Software Development Toolset SPI610 Jtag Emulation SystemCtools and the MON960 Debug Monitor Brief description of the contents of this manual follows About This ManualNotational-Conventions Technical SupportIntel Customer Electronic Mail Support Intel Customer Support ContactsCountry Literature Customer Support Number Related Information Document InformationCyclone Contacts Product Document Name Company/ Order #Page Pre-Installation Considerations Software InstallationInstalling Software Development Tools Getting StartedHardware Installation Battery BackupInstalling the IQ80960RM/RN Platforms in the Host System Verify IQ80960RM/RN Platform is FunctionalSample Download and Execution Using GDB960 Creating and Downloading Executable FilesPage Power Requirements IQ80960RN Platform Power RequirementsIQ80960RM Platform Power Requirements Hardware ReferenceSdram Performance Sdram PerformanceTable Clocks Sdram Configurations Flash ROMUpgrading Sdram Flash ROM ProgrammingSecondary PCI Bus Expansion Connectors PCI Slots Power AvailabilityConsole Serial Port Uart Register AddressesBattery Backup Loss of Fan DetectInterrupt and Idsel Routing Secondary PCI Bus Interrupt and Idsel RoutingLogic Analyzer Headers Logic Analyzer Header DefinitionsJ12 J10 Switch S1 Settings Jtag HeaderJtag Header Pinout PinUser LEDs User LEDs During Initialization10. Start-up LEDs MON960 LEDs Tests11. IQ80960RM/RN Connectors and LEDs Page I960 RM/RN I/O Processor Block Diagram I960 RM/RN I/O Processor OverviewCPU Memory Map IQ80960RM/RN Platform Memory MapLocal Interrupts I960 RM/RN I/O Processor Interrupt Controller Connections I960 RN/RM I/O ProcessorCPU Counter/Timers Primary PCI InterfaceSecondary PCI Interface DMA Channels Application Accelerator UnitPerformance Monitor Unit Application Accelerator UnitPage MON960 Support for IQ80960RM/RN MON960 Components1 MON960 Initialization 2 80960JT Core Initialization Memory Controller InitializationSdram Initialization Primary PCI Interface Initialization Primary ATU InitializationInitialization Modes Initialization Primary PCI Interface I960 Core SW1-1 SW1-2PCI-to-PCI Bridge Initialization Secondary ATU InitializationMON960 Kernel MON960 ExtensionsSecondary PCI Initialization PCI Bios Routines SysPCIBIOSPresentSysFindPCIDevice SysGenerateSpecialCycle SysReadConfigWord SysWriteConfigByte SysWriteConfigDword Diagnostics / Example Code Additional MON960 CommandsBoard Level Diagnostics Secondary PCI DiagnosticsBill of Materials Table A-1. IQ80960RN Bill of Materials Sheet 1Qty Location Part Description Manufacturer Table A-1. IQ80960RN Bill of Materials Sheet 2 Table A-1. IQ80960RN Bill of Materials Sheet 3 Location Part Description ManufacturerTable A-1. IQ80960RN Bill of Materials Sheet 4 CR8Table A-2. IQ80960RM Bill of Materials Sheet 1 Table A-2. IQ80960RM Bill of Materials Sheet 2 Table A-2. IQ80960RM Bill of Materials Sheet 3 Table A-2. IQ80960RM Bill of Materials Sheet 4 Table A-2. IQ80960RM Bill of Materials Sheet 5 Part Description ManufacturerBill of Materials Schematics Table B-1. IQ80960RN Schematics ListSchematic Title IC Decoupling Connpcia REV Memory Controller Dclkin Dramclk LA Spares Dramclkla Mictor SDRAM-DIMM168P RST# Jtag Header Spci Conn Inta A6 RNC4R8P SAD48 SPAR64 SREQ4# Spares Table B-2. IQ80960RM Schematics List 80960RM REV Primary PCI Interface RCE1# RWE# Outb RAD16 TXD SBA0 DQ0 SCB0 SCE1# DQ2 SAD2 AD3S CONNPCI32 Trst A1 SINTD# B7 Intb Intc A7 SINTA# PALLV16V8-10JC Page PLD Code Chip PALLV16V8Z-20JIPage Recycling the Battery

RN, IQ80960RM specifications

The Intel IQ80960RM and RN are part of the Intel i960 family of microprocessors, which were specifically designed for embedded applications in real-time computing environments. Introduced in the early 1990s, these processors were aimed at providing high-performance processing capabilities in industrial, telecommunications, and military systems.

One of the key features of the IQ80960RM and RN is their ability to support a 32-bit architecture, delivering a significant performance advantage over 16-bit and earlier processors. This architecture enables the execution of complex algorithms and the management of large amounts of data, making these microprocessors suitable for demanding applications.

The i960 family is built around a superscalar architecture, allowing multiple instructions to be completed in a single clock cycle. This is achieved through advanced instruction pipelining, which significantly boosts throughput and overall computational speed. The IQ80960RM and RN also included features like branch prediction and out-of-order execution, enhancing efficiency and reducing latency in real-time applications.

Memory management capabilities are another strong point of the IQ80960RM and RN. They support both virtual and physical memory addressing, enabling sophisticated memory management strategies. Their integrated memory management unit (MMU) allows for easier and more effective memory allocation, critical for real-time operating systems that require precise timing and resource management.

Furthermore, these processors are designed with an extensive instruction set architecture (ISA), which supports a wide range of operations, including digital signal processing (DSP) tasks. This versatility allows them to be utilized in various applications, from automotive systems to robotics, where reliable performance is paramount.

The thermal performance and power efficiency of the IQ80960RM and RN has also been a notable characteristic. With operational capabilities across various temperature ranges, these chips are well-suited for harsh environments often found in industrial settings.

In terms of connectivity, the IQ80960 series supports multiple I/O interfaces and communication protocols, ensuring that they can integrate seamlessly with other components and systems. This flexibility enhances their usability in networked applications, particularly in embedded systems.

Overall, the Intel IQ80960RM and RN processors represent a significant step forward in embedded processor technology, characterized by their robust performance, advanced features, and ability to meet the stringent demands of real-time applications across various industries.
Top Page Image Contents