Intel IQ80960RM, RN manual CPU Counter/Timers, Primary PCI Interface, Secondary PCI Interface

Page 35

i960® RM/RN I/O Processor Overview

4.3CPU Counter/Timers

The i960 RM/RN I/O processor is equipped with two on-chip counter/timers which are clocked with the i960 RM/RN I/O processor clock signal. The i960 RM/RN I/O processor receives its clock from the primary PCI interface clock, generated by the motherboard. Most motherboards generate a 33 MHz clock signal, although the PCI specification requires a clock frequency between 0 and 33 MHz. The timers can be programmed for single-shot or continuous mode, and can generate interrupts to the processor when the countdown expires.

4.4Primary PCI Interface

The primary PCI interface on the IQ80960RM/RN platform provides the i960 RM/RN I/O processor with a connection to the PCI bus on the host system. Only the PCI-to-PCI bridge unit on the i960 RM/RN I/O processor is directly connected to the primary PCI interface. Devices installed on the expansion slots are connected to the PCI bus via the bridge unit on the i960 RM/RN I/O processor. The PCI-to-PCI bridge accepts Type 1 configuration cycles destined for devices on the secondary bus, and will forward them as Type 0 or Type 1 configuration cycles, or as special cycles. The IQ80960RN platform interfaces to a 64-bit PCI bus and the IQ80960RM platform interfaces to a 32-bit PCI bus.

4.5Secondary PCI Interface

The secondary PCI interface provided by the i960 RM/RN I/O processor is used to connect PCI cards via the expansion slots to the host system’s PCI bus. PCI cards are attached to the IQ80960RM/RN platform with a standard PCI connector and may contain up to four separate PCI devices. The i960 RM/RN I/O processor provides PCI-to-PCI bridge functionality to map installed PCI devices onto the host PCI bus, and supports transaction forwarding in both directions across the bridge. PCI devices connected via the expansion slots can therefore act as masters or slaves on the host system’s PCI bus. Additional PCI-to-PCI bridge devices are supported by the i960 RM/RN I/O processor on its secondary PCI interface and can be designed into add-on PCI cards. In addition, the i960 RM/RN I/O processor supports “private” PCI devices on its secondary bus. Private devices are hidden from initialization code on the host system, and are configured and accessed directly by the i960 RM/RN I/O processor. These devices are not part of the normal PCI address space, but they can act as PCI bus masters and transfer data to and from other PCI devices in the system.

Unless designated as private devices, PCI devices installed on the secondary PCI interface of the IQ80960RM/RN platform are mapped into the system-wide PCI address space by configuration software running on the host system. No logical distinction is made at the system level between devices on the primary PCI bus and devices on secondary buses; all transaction forwarding is handled transparently by the PCI-to-PCI bridge. Configuration cycles and read and write accesses from the host are forwarded through the PCI-to-PCI bridge unit of the i960 RM/RN I/O processor. Master read and write cycles from devices on the secondary PCI bus are also forwarded to the host bus by the PCI-to-PCI bridge unit.

IxWORKS allows secondary PCI devices to be configured as Public or Private. Public devices are configured by the PCI host. Private devices are configured by the IxWORKS kernel and the device-specific HDM.

IQ80960RM/RN Evaluation Board Manual

4-5

Page 34 Page 36
Image 35
Page 34 Page 36
Contents Board Manual IQ80960RM/RN Evaluation PlatformIQ80960RM/RN Evaluation Platform Board Manual Contents 2.1 Tables FiguresPage Introduction IQ80960RM/IQ80960RN Platform Functional Block DiagramIQ80960RN Platform Physical Diagram Software Development Tools I960 RM/RN I/O Processor and IQ80960RM/RN FeaturesTornado Test and Debug Tools Tornado* for I20* Software Development ToolsetIxWorks* Real-Time Operating System Tornado Build ToolsCtools and the MON960 Debug Monitor Ctools Software Development ToolsetSPI610 Jtag Emulation System About This Manual Brief description of the contents of this manual followsTechnical Support Notational-ConventionsCountry Literature Customer Support Number Intel Customer Electronic Mail SupportIntel Customer Support Contacts Product Document Name Company/ Order # Related InformationDocument Information Cyclone ContactsPage Getting Started Pre-Installation ConsiderationsSoftware Installation Installing Software Development ToolsVerify IQ80960RM/RN Platform is Functional Hardware InstallationBattery Backup Installing the IQ80960RM/RN Platforms in the Host SystemCreating and Downloading Executable Files Sample Download and Execution Using GDB960Page Hardware Reference Power RequirementsIQ80960RN Platform Power Requirements IQ80960RM Platform Power RequirementsTable Clocks Sdram PerformanceSdram Performance Flash ROM Programming Sdram ConfigurationsFlash ROM Upgrading SdramUart Register Addresses Secondary PCI Bus Expansion ConnectorsPCI Slots Power Availability Console Serial PortSecondary PCI Bus Interrupt and Idsel Routing Battery BackupLoss of Fan Detect Interrupt and Idsel RoutingJ12 J10 Logic Analyzer HeadersLogic Analyzer Header Definitions Pin Switch S1 SettingsJtag Header Jtag Header PinoutLEDs Tests User LEDsUser LEDs During Initialization 10. Start-up LEDs MON96011. IQ80960RM/RN Connectors and LEDs Page I960 RM/RN I/O Processor Overview I960 RM/RN I/O Processor Block DiagramIQ80960RM/RN Platform Memory Map CPU Memory MapLocal Interrupts I960 RN/RM I/O Processor I960 RM/RN I/O Processor Interrupt Controller ConnectionsSecondary PCI Interface CPU Counter/TimersPrimary PCI Interface Application Accelerator Unit DMA ChannelsApplication Accelerator Unit Performance Monitor UnitPage 1 MON960 Initialization MON960 Support for IQ80960RM/RNMON960 Components Sdram Initialization 2 80960JT Core InitializationMemory Controller Initialization Initialization Primary PCI Interface I960 Core SW1-1 SW1-2 Primary PCI Interface InitializationPrimary ATU Initialization Initialization ModesSecondary ATU Initialization PCI-to-PCI Bridge InitializationSecondary PCI Initialization MON960 KernelMON960 Extensions SysPCIBIOSPresent PCI Bios RoutinesSysFindPCIDevice SysGenerateSpecialCycle SysReadConfigWord SysWriteConfigByte SysWriteConfigDword Secondary PCI Diagnostics Diagnostics / Example CodeAdditional MON960 Commands Board Level DiagnosticsQty Location Part Description Manufacturer Bill of MaterialsTable A-1. IQ80960RN Bill of Materials Sheet 1 Table A-1. IQ80960RN Bill of Materials Sheet 2 Location Part Description Manufacturer Table A-1. IQ80960RN Bill of Materials Sheet 3CR8 Table A-1. IQ80960RN Bill of Materials Sheet 4Table A-2. IQ80960RM Bill of Materials Sheet 1 Table A-2. IQ80960RM Bill of Materials Sheet 2 Table A-2. IQ80960RM Bill of Materials Sheet 3 Table A-2. IQ80960RM Bill of Materials Sheet 4 Part Description Manufacturer Table A-2. IQ80960RM Bill of Materials Sheet 5Bill of Materials Schematic Title SchematicsTable B-1. IQ80960RN Schematics List IC Decoupling Connpcia REV Memory Controller Dclkin Dramclk LA Spares Dramclkla Mictor SDRAM-DIMM168P RST# Jtag Header Spci Conn Inta A6 RNC4R8P SAD48 SPAR64 SREQ4# Spares Table B-2. IQ80960RM Schematics List 80960RM REV Primary PCI Interface RCE1# RWE# Outb RAD16 TXD SBA0 DQ0 SCB0 SCE1# DQ2 SAD2 AD3S CONNPCI32 Trst A1 SINTD# B7 Intb Intc A7 SINTA# PALLV16V8-10JC Page Chip PALLV16V8Z-20JI PLD CodePage Recycling the Battery

RN, IQ80960RM specifications

The Intel IQ80960RM and RN are part of the Intel i960 family of microprocessors, which were specifically designed for embedded applications in real-time computing environments. Introduced in the early 1990s, these processors were aimed at providing high-performance processing capabilities in industrial, telecommunications, and military systems.

One of the key features of the IQ80960RM and RN is their ability to support a 32-bit architecture, delivering a significant performance advantage over 16-bit and earlier processors. This architecture enables the execution of complex algorithms and the management of large amounts of data, making these microprocessors suitable for demanding applications.

The i960 family is built around a superscalar architecture, allowing multiple instructions to be completed in a single clock cycle. This is achieved through advanced instruction pipelining, which significantly boosts throughput and overall computational speed. The IQ80960RM and RN also included features like branch prediction and out-of-order execution, enhancing efficiency and reducing latency in real-time applications.

Memory management capabilities are another strong point of the IQ80960RM and RN. They support both virtual and physical memory addressing, enabling sophisticated memory management strategies. Their integrated memory management unit (MMU) allows for easier and more effective memory allocation, critical for real-time operating systems that require precise timing and resource management.

Furthermore, these processors are designed with an extensive instruction set architecture (ISA), which supports a wide range of operations, including digital signal processing (DSP) tasks. This versatility allows them to be utilized in various applications, from automotive systems to robotics, where reliable performance is paramount.

The thermal performance and power efficiency of the IQ80960RM and RN has also been a notable characteristic. With operational capabilities across various temperature ranges, these chips are well-suited for harsh environments often found in industrial settings.

In terms of connectivity, the IQ80960 series supports multiple I/O interfaces and communication protocols, ensuring that they can integrate seamlessly with other components and systems. This flexibility enhances their usability in networked applications, particularly in embedded systems.

Overall, the Intel IQ80960RM and RN processors represent a significant step forward in embedded processor technology, characterized by their robust performance, advanced features, and ability to meet the stringent demands of real-time applications across various industries.
Top Page Image Contents