Intel RN, IQ80960RM manual SysGenerateSpecialCycle

Page 46

MON960 Support for IQ80960RM/RN

5.4.2.4sysGenerateSpecialCycle

This function allows for generation of PCI Special Cycles. The generated special cycle is broadcast on a specific PCI Bus in the system.

PCI Special Cycles are not supported on the IQ80960RM/RN platform secondary PCI bus.

Calling convention:

int sysGenerateSpecialCycle (

int bus_number,

int special_cycle_data

);

Return values:

Since PCI Special Cycles are not supported by the IQ80960RM/RN platform, this function always returns FUNC_NOT_SUPPORTED.

5.4.2.5sysReadConfigByte

This function allows the caller to read individual bytes from the configuration space of a specific device.

Calling convention:

int sysReadConfigByte (

int bus_number,

int device_number,

int function_number,

int

register_number,

/* 0,1,2,...,255 */

UINT8*data

);

Return values:

This function returns SUCCESSFUL when the indicated byte was read correctly, or ERROR when there is a problem with the parameters.

5-8

IQ80960RM/RN Evaluation Board Manual

Page 45 Page 47
Image 46
Page 45 Page 47
Contents IQ80960RM/RN Evaluation Platform Board ManualIQ80960RM/RN Evaluation Platform Board Manual Contents 2.1 Figures TablesPage IQ80960RM/IQ80960RN Platform Functional Block Diagram IntroductionIQ80960RN Platform Physical Diagram I960 RM/RN I/O Processor and IQ80960RM/RN Features Software Development ToolsTornado Build Tools Tornado* for I20* Software Development ToolsetIxWorks* Real-Time Operating System Tornado Test and Debug ToolsSPI610 Jtag Emulation System Ctools Software Development ToolsetCtools and the MON960 Debug Monitor Brief description of the contents of this manual follows About This ManualNotational-Conventions Technical SupportIntel Customer Support Contacts Intel Customer Electronic Mail SupportCountry Literature Customer Support Number Cyclone Contacts Related InformationDocument Information Product Document Name Company/ Order #Page Installing Software Development Tools Pre-Installation ConsiderationsSoftware Installation Getting StartedInstalling the IQ80960RM/RN Platforms in the Host System Hardware InstallationBattery Backup Verify IQ80960RM/RN Platform is FunctionalSample Download and Execution Using GDB960 Creating and Downloading Executable FilesPage IQ80960RM Platform Power Requirements Power RequirementsIQ80960RN Platform Power Requirements Hardware ReferenceSdram Performance Sdram PerformanceTable Clocks Upgrading Sdram Sdram ConfigurationsFlash ROM Flash ROM ProgrammingConsole Serial Port Secondary PCI Bus Expansion ConnectorsPCI Slots Power Availability Uart Register AddressesInterrupt and Idsel Routing Battery BackupLoss of Fan Detect Secondary PCI Bus Interrupt and Idsel RoutingLogic Analyzer Header Definitions Logic Analyzer HeadersJ12 J10 Jtag Header Pinout Switch S1 SettingsJtag Header Pin10. Start-up LEDs MON960 User LEDsUser LEDs During Initialization LEDs Tests11. IQ80960RM/RN Connectors and LEDs Page I960 RM/RN I/O Processor Block Diagram I960 RM/RN I/O Processor OverviewCPU Memory Map IQ80960RM/RN Platform Memory MapLocal Interrupts I960 RM/RN I/O Processor Interrupt Controller Connections I960 RN/RM I/O ProcessorPrimary PCI Interface CPU Counter/TimersSecondary PCI Interface DMA Channels Application Accelerator UnitPerformance Monitor Unit Application Accelerator UnitPage MON960 Components MON960 Support for IQ80960RM/RN1 MON960 Initialization Memory Controller Initialization 2 80960JT Core InitializationSdram Initialization Initialization Modes Primary PCI Interface InitializationPrimary ATU Initialization Initialization Primary PCI Interface I960 Core SW1-1 SW1-2PCI-to-PCI Bridge Initialization Secondary ATU InitializationMON960 Extensions MON960 KernelSecondary PCI Initialization PCI Bios Routines SysPCIBIOSPresentSysFindPCIDevice SysGenerateSpecialCycle SysReadConfigWord SysWriteConfigByte SysWriteConfigDword Board Level Diagnostics Diagnostics / Example CodeAdditional MON960 Commands Secondary PCI DiagnosticsTable A-1. IQ80960RN Bill of Materials Sheet 1 Bill of MaterialsQty Location Part Description Manufacturer Table A-1. IQ80960RN Bill of Materials Sheet 2 Table A-1. IQ80960RN Bill of Materials Sheet 3 Location Part Description ManufacturerTable A-1. IQ80960RN Bill of Materials Sheet 4 CR8Table A-2. IQ80960RM Bill of Materials Sheet 1 Table A-2. IQ80960RM Bill of Materials Sheet 2 Table A-2. IQ80960RM Bill of Materials Sheet 3 Table A-2. IQ80960RM Bill of Materials Sheet 4 Table A-2. IQ80960RM Bill of Materials Sheet 5 Part Description ManufacturerBill of Materials Table B-1. IQ80960RN Schematics List SchematicsSchematic Title IC Decoupling Connpcia REV Memory Controller Dclkin Dramclk LA Spares Dramclkla Mictor SDRAM-DIMM168P RST# Jtag Header Spci Conn Inta A6 RNC4R8P SAD48 SPAR64 SREQ4# Spares Table B-2. IQ80960RM Schematics List 80960RM REV Primary PCI Interface RCE1# RWE# Outb RAD16 TXD SBA0 DQ0 SCB0 SCE1# DQ2 SAD2 AD3S CONNPCI32 Trst A1 SINTD# B7 Intb Intc A7 SINTA# PALLV16V8-10JC Page PLD Code Chip PALLV16V8Z-20JIPage Recycling the Battery

RN, IQ80960RM specifications

The Intel IQ80960RM and RN are part of the Intel i960 family of microprocessors, which were specifically designed for embedded applications in real-time computing environments. Introduced in the early 1990s, these processors were aimed at providing high-performance processing capabilities in industrial, telecommunications, and military systems.

One of the key features of the IQ80960RM and RN is their ability to support a 32-bit architecture, delivering a significant performance advantage over 16-bit and earlier processors. This architecture enables the execution of complex algorithms and the management of large amounts of data, making these microprocessors suitable for demanding applications.

The i960 family is built around a superscalar architecture, allowing multiple instructions to be completed in a single clock cycle. This is achieved through advanced instruction pipelining, which significantly boosts throughput and overall computational speed. The IQ80960RM and RN also included features like branch prediction and out-of-order execution, enhancing efficiency and reducing latency in real-time applications.

Memory management capabilities are another strong point of the IQ80960RM and RN. They support both virtual and physical memory addressing, enabling sophisticated memory management strategies. Their integrated memory management unit (MMU) allows for easier and more effective memory allocation, critical for real-time operating systems that require precise timing and resource management.

Furthermore, these processors are designed with an extensive instruction set architecture (ISA), which supports a wide range of operations, including digital signal processing (DSP) tasks. This versatility allows them to be utilized in various applications, from automotive systems to robotics, where reliable performance is paramount.

The thermal performance and power efficiency of the IQ80960RM and RN has also been a notable characteristic. With operational capabilities across various temperature ranges, these chips are well-suited for harsh environments often found in industrial settings.

In terms of connectivity, the IQ80960 series supports multiple I/O interfaces and communication protocols, ensuring that they can integrate seamlessly with other components and systems. This flexibility enhances their usability in networked applications, particularly in embedded systems.

Overall, the Intel IQ80960RM and RN processors represent a significant step forward in embedded processor technology, characterized by their robust performance, advanced features, and ability to meet the stringent demands of real-time applications across various industries.
Top Page Image Contents