Analog Devices system manual Using ADSP-BF538F EZ-KIT Lite

Page 23

1USING ADSP-BF538F EZ-KIT LITE

This chapter provides specific information to assist you with development of programs for the ADSP-BF538F EZ-KIT Lite evaluation system.

The information appears in the following sections.

•“Package Contents” on page 1-3

Lists the items contained in the ADSP-BF538F EZ-KIT Lite package.

•“Default Configuration” on page 1-3

Shows the default configuration of the ADSP-BF538F EZ-KIT Lite.

•“Installation and Session Startup” on page 1-5

Instructs how to start a new or open an existing ADSP-BF538F EZ-KIT Lite session using VisualDSP++.

•“Evaluation License Restrictions” on page 1-7

Describes the restrictions of the VisualDSP++ demo license shipped with the EZ-KIT Lite.

•“Memory Map” on page 1-7

Defines the ADSP-BF538F EZ-KIT Lite board’s memory map.

•“SDRAM Interface” on page 1-8·

Defines the register values to configure the on-board SDRAM.

•“Flash Memory” on page 1-10

Describes the internal and external flash memory.

ADSP-BF538F EZ-KIT Lite Evaluation System Manual

1-1

Image 23

Contents ADSP-BF538F EZ-KIT Lite Evaluation System Manual Disclaimer Limited WarrantyTrademark and Service Mark Notice Copyright InformationRegulatory Compliance Page Contents ADSP-BF538F EZ-KIT Lite Hardware Reference ADSP-BF538F EZ-KIT Lite Evaluation System Manual Vii Index Preface Page Preface Page Intended Audience Purpose of This ManualWhat’s New in This Manual Manual ContentsSupported Processors Technical or Customer SupportProcessor Product Information Product InformationMyAnalog.com Title Description Related DocumentsRelated VisualDSP++ Publications Online Technical DocumentationAccessing Documentation From VisualDSP++ Printed Manuals Accessing Documentation From WebExample Description Notation ConventionsNotation Conventions Using ADSP-BF538F EZ-KIT Lite Can Interface on Default Configuration Package ContentsDefault Configuration Installation and Session Startup Installation and Session Startup Memory Map Evaluation License RestrictionsSdram Interface Sdram InterfaceRegister Value Function Flash Memory Flash MemoryCan Interface Audio Interface Elvis InterfaceLEDs and Push Buttons Background Telemetry Channel Example ProgramsADSP-BF538F EZ-KIT Lite Hardware Reference DSP System ArchitectureADSP-BF538F EZ-KIT Lite Hardware Reference External Bus Interface UnitProgrammable Flags SPORT0 InterfaceSPI Interface Uart InterfaceProgrammable Flag Connections Cont’d Ppidirctl for AV-Extender Flag Push Buttons SW10-13 on Expansion Interface Uart PortJtag Emulation Port Jumper and Switch SettingsUart Enable Switch SW4 Can Enable Switch SW2Flash Enable Switch SW6 Push Button Enable Switch SW5Audio Enable Switch SW7 FCE Enable Switch SW14PPI Direction Control JP1 Boot Mode Select Switch SW3Uart Loop Jumper JP9 Elvis Oscilloscope Configuration Switch SW1Channel SW8 Switch Position Default Audio Circuit Signal Elvis Function Generator Configuration Switch SW8Elvis Select Jumper JP8 Elvis Voltage Selection Jumper JP6LED and Push Button Locations Reset Push Button SW9Programmable Flag Push Buttons SW10-13 Power LED LED7Reset LED LED8 USB Monitor LED ZLED3 User LEDs LED2-6Connectors RS-232 Connector J6 Audio Connectors J9 and J10Can Connectors J5 and J11 Expansion Interface Connectors J1-3 Power Connector J7PPI Connector P8 Jtag Connector ZP4SPORT0 and SPORT1 Connectors P6 and P7 Timers Connector P11 SPI Connector P9Wire Interface Connector P10 UART1 Connector P12 Connectors ADSP-BF538F EZ-KIT Lite Bill of Materials FDS6990AS SOIC8 ADSP-BF538F EZ-KIT Lite Bill Of Materials CT7 AVX Vishay CRCW04024K70JNED Vishay CRCW060310K0JNEA Panasonic ERJ-3RSFR10V Panasonic ECJ-1VB1H222K ADSP-BF538F EZ-KIT Lite Title ADSP-BF538F EZ-KIT Lite SchematicRTC ADSP-BF538F EZ-KIT LiteDSP Vddext ADSP-BF538F EZ-KIT Lite DSP PowerADSP-BF538F EZ-KIT Lite Sdram and Flash MB SdramADSP-BF538F EZ-KIT Lite ADC and Audio ADCADSP-BF538F EZ-KIT Lite DAC and Audio OUT DACSheet 7 CanADSP-BF538F EZ-KIT Lite Push BUTTONS, Leds and Boot Mode DSP IO Current Jumperelvis ConnectorDSP Core Voltage & Current PFIDSP Jtag Header Expansion Interface Type BSerial Port Timers UartADSP-BF538F EZ-KIT Lite Stamp Connectors SportADSP-BF538F EZ-KIT Lite Misc Connectors Label ADSP-BF538F EZ-KIT Lite PowerIndex Index PPI SPI Uart Page Processors White Papers Technical Support Page Log MyAnalog Sharc Processor Leadership in Mflops per $ Performance Learning and Development Technical Library Page Blackfin Processor Development Tools Development Tools Support