Analog Devices ADSP-BF538F SPORT0 Interface, SPI Interface, Uart Interface, Programmable Flags

Page 40

System Architecture

SPORT0 Interface

SPORT0 connects to the audio circuit, SPORT0 connector (P6), and expan- sion interface. The audio circuit uses the primary data transmit and receive pins to input and output data from the audio input and outputs.

SPORT1 and SPORT2 of the processor connect to the SPORT connectors (P3 and P4) and expansion interface.

The pinout of the SPORT interface and expansion interface connectors can be found in “ADSP-BF538FEZ-KIT Lite Schematic” on page B-1.

SPI Interface

The serial peripheral interface (SPI) of the processor connects to the SPI connectors (P1, P2, and P9) and expansion interface.

UART Interface

The UART interface of the processor connects to the UART connectors (P12, P14, and P15) and expansion interface.

Programmable Flags

The processor has 53 general-purpose input/output (GPIO) signals spread across four ports (PC, PD, PE, and PF). The pins are multi-functional and depend on the processor setup. Table 2-1shows how the programmable flag pins are used on the EZ-KIT Lite.

Table 2-1. Programmable Flag Connections

Processor Pin

Other Processor Function

EZ-KIT Lite Function

 

 

 

 

 

 

PC0

CANTX

UART0 CTS/CAN transmit

 

 

 

PC1

CANRX

UART0 CTS/CAN receive

 

 

 

2-4

ADSP-BF538F EZ-KIT Lite Evaluation System Manual

Page 39 Page 41
Image 40
Page 39 Page 41
Contents ADSP-BF538F EZ-KIT Lite Evaluation System Manual Limited Warranty Trademark and Service Mark NoticeCopyright Information DisclaimerRegulatory Compliance Page Contents ADSP-BF538F EZ-KIT Lite Hardware Reference ADSP-BF538F EZ-KIT Lite Evaluation System Manual Vii Index Preface Page Preface Page Purpose of This Manual Intended AudienceManual Contents What’s New in This ManualTechnical or Customer Support Supported ProcessorsMyAnalog.com Product InformationProcessor Product Information Related Documents Title DescriptionOnline Technical Documentation Related VisualDSP++ PublicationsAccessing Documentation From VisualDSP++ Accessing Documentation From Web Printed ManualsNotation Conventions Example DescriptionNotation Conventions Using ADSP-BF538F EZ-KIT Lite Can Interface on Package Contents Default ConfigurationDefault Configuration Installation and Session Startup Installation and Session Startup Evaluation License Restrictions Memory MapSdram Interface Sdram InterfaceRegister Value Function Flash Memory Flash MemoryCan Interface Elvis Interface Audio InterfaceLEDs and Push Buttons Example Programs Background Telemetry ChannelADSP-BF538F EZ-KIT Lite Hardware Reference System Architecture DSPExternal Bus Interface Unit ADSP-BF538F EZ-KIT Lite Hardware ReferenceSPORT0 Interface SPI InterfaceUart Interface Programmable FlagsProgrammable Flag Connections Cont’d Ppidirctl for AV-Extender Flag Push Buttons SW10-13 on Uart Port Expansion InterfaceJumper and Switch Settings Jtag Emulation PortCan Enable Switch SW2 Uart Enable Switch SW4Push Button Enable Switch SW5 Flash Enable Switch SW6FCE Enable Switch SW14 Audio Enable Switch SW7Boot Mode Select Switch SW3 PPI Direction Control JP1Elvis Oscilloscope Configuration Switch SW1 Uart Loop Jumper JP9Elvis Function Generator Configuration Switch SW8 Channel SW8 Switch Position Default Audio Circuit SignalElvis Voltage Selection Jumper JP6 Elvis Select Jumper JP8Reset Push Button SW9 LED and Push Button LocationsReset LED LED8 Power LED LED7Programmable Flag Push Buttons SW10-13 User LEDs LED2-6 USB Monitor LED ZLED3Connectors Can Connectors J5 and J11 Audio Connectors J9 and J10RS-232 Connector J6 Power Connector J7 Expansion Interface Connectors J1-3SPORT0 and SPORT1 Connectors P6 and P7 Jtag Connector ZP4PPI Connector P8 Wire Interface Connector P10 SPI Connector P9Timers Connector P11 UART1 Connector P12 Connectors ADSP-BF538F EZ-KIT Lite Bill of Materials FDS6990AS SOIC8 ADSP-BF538F EZ-KIT Lite Bill Of Materials CT7 AVX Vishay CRCW04024K70JNED Vishay CRCW060310K0JNEA Panasonic ERJ-3RSFR10V Panasonic ECJ-1VB1H222K ADSP-BF538F EZ-KIT Lite Schematic ADSP-BF538F EZ-KIT Lite TitleDSP ADSP-BF538F EZ-KIT LiteRTC ADSP-BF538F EZ-KIT Lite DSP Power VddextMB Sdram ADSP-BF538F EZ-KIT Lite Sdram and FlashADC ADSP-BF538F EZ-KIT Lite ADC and AudioDAC ADSP-BF538F EZ-KIT Lite DAC and Audio OUTCan Sheet 7ADSP-BF538F EZ-KIT Lite Push BUTTONS, Leds and Boot Mode Jumperelvis Connector DSP Core Voltage & CurrentPFI DSP IO CurrentExpansion Interface Type B DSP Jtag HeaderTimers Uart ADSP-BF538F EZ-KIT Lite Stamp ConnectorsSport Serial PortADSP-BF538F EZ-KIT Lite Misc Connectors ADSP-BF538F EZ-KIT Lite Power LabelIndex Index PPI SPI Uart Page Processors White Papers Technical Support Page Log MyAnalog Sharc Processor Leadership in Mflops per $ Performance Learning and Development Technical Library Page Blackfin Processor Development Tools Development Tools Support

ADSP-BF538F specifications

The Analog Devices ADSP-BF538F is a high-performance Blackfin processor that stands out in the realm of digital signal processing. This processor is designed specifically for applications that require intensive signal processing, such as audio and video encoding/decoding, industrial automation, and medical imaging. Its combination of processing power, low power consumption, and rich feature set makes it an ideal choice for embedded systems.

One of the main features of the ADSP-BF538F is its dual-core architecture, which allows for simultaneous execution of multiple threads. This architecture leverages the strengths of both RISC and SIMD (Single Instruction, Multiple Data) processing, enabling it to handle complex algorithms effectively. Additionally, the processor operates at clock speeds of up to 600 MHz, delivering impressive performance while maintaining energy efficiency.

Technologically, the ADSP-BF538F incorporates a diverse range of peripherals that enhance its versatility. It features integrated multimedia capabilities, including a video port for interfacing with cameras and displays, and a direct memory access (DMA) controller that facilitates rapid data transfer between memory and peripherals. This efficient data handling is critical in applications where real-time performance is essential.

The processor is equipped with rich memory resources, including up to 1 MB of on-chip SRAM and an external memory interface that supports various memory types, such as SDRAM and Flash. This ample memory capacity is crucial for application scenarios that require high-speed data processing and storage.

Power management is another key characteristic of the ADSP-BF538F. It features multiple power-saving modes that allow developers to optimize for energy efficiency without sacrificing performance. This makes it suitable for battery-operated devices where power consumption is a crucial consideration.

Furthermore, the ADSP-BF538F is designed with a development-friendly ecosystem, supporting various development tools and software. The processor is compatible with the VisualDSP++ development environment, which provides a comprehensive suite of application development tools, making it accessible for engineers to implement their projects efficiently.

In summary, the Analog Devices ADSP-BF538F is a cutting-edge signal processing solution that combines high-performance capabilities with energy efficiency. Its dual-core architecture, extensive peripherals, rich memory resources, and robust development support make it a powerful choice for a wide range of embedded applications. Whether in industrial, automotive, or consumer electronics, the ADSP-BF538F is poised to deliver outstanding performance and reliability.
Top Page Image Contents