Cypress CY7C1177V18, CY7C1168V18 manual Write Cycle Descriptions, Comments, Remains unaltered

Page 10

CY7C1166V18, CY7C1177V18

CY7C1168V18, CY7C1170V18

Write Cycle Descriptions

The write cycle descriptions of CY7C1166V18 and CY7C1168V18 follows. [2, 8]

 

BWS0/

BWS1/

K

 

 

 

Comments

 

 

 

 

K

 

 

 

 

 

 

 

 

 

 

 

 

NWS0

 

NWS1

 

 

 

 

 

 

 

 

 

 

 

 

L

 

L

L–H

 

During the Data portion of a write sequence:

 

 

 

 

 

 

 

 

 

 

 

 

CY7C1166V18 both nibbles (D[7:0]) are written into the device.

 

 

 

 

 

 

 

 

 

 

 

 

CY7C1168V18 both bytes (D[17:0]) are written into the device.

 

 

 

L

 

L

L-H

During the Data portion of a write sequence:

 

 

 

 

 

 

 

 

 

 

 

 

CY7C1166V18 both nibbles (D[7:0]) are written into the device.

 

 

 

 

 

 

 

 

 

 

 

 

CY7C1168V18 both bytes (D[17:0]) are written into the device.

 

 

 

L

 

H

L–H

 

During the Data portion of a write sequence:

 

 

 

 

 

 

 

 

 

 

 

 

CY7C1166V18 only the lower nibble (D[3:0]) is written into the device, D[7:4]

remains unaltered.

 

 

 

 

 

 

 

 

 

 

CY7C1168V18 only the lower byte (D[8:0]) is written into the device, D[17:9]

remains unaltered.

 

L

 

H

L–H

During the Data portion of a write sequence:

 

 

 

 

 

 

 

 

 

 

 

 

CY7C1166V18 only the lower nibble (D[3:0]) is written into the device, D[7:4]

remains unaltered.

 

 

 

 

 

 

 

 

 

 

CY7C1168V18 only the lower byte (D[8:0]) is written into the device, D[17:9]

remains unaltered.

 

H

 

L

L–H

 

During the Data portion of a write sequence:

 

 

 

 

 

 

 

 

 

 

 

 

CY7C1166V18 only the upper nibble (D[7:4]) is written into the device, D[3:0]

remains unaltered.

 

 

 

 

 

 

 

 

 

 

CY7C1168V18 only the upper byte (D[17:9]) is written into the device, D[8:0]

remains unaltered.

 

H

 

L

L–H

During the Data portion of a write sequence:

 

 

 

 

 

 

 

 

 

 

 

 

CY7C1166V18 only the upper nibble (D[7:4]) is written into the device, D[3:0]

remains unaltered.

 

 

 

 

 

 

 

 

 

 

CY7C1168V18 only the upper byte (D[17:9]) is written into the device, D[8:0]

remains unaltered.

 

H

 

H

L–H

 

No data is written into the devices during this portion of a write operation.

 

 

 

 

 

 

 

 

 

 

 

 

H

 

H

L–H

No data is written into the devices during this portion of a write operation.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

The write cycle descriptions of CY7C1177V18 follows. [2, 8]

BWS0

K

K

Comments

L

L-H

During the Data portion of a Write sequence, the single byte (D[8:0]) is written into the device.

L

L-H

During the Data portion of a Write sequence, the single byte (D[8:0]) is written into the device.

H

L-H

No data is written into the device during this portion of a Write operation.

 

 

 

 

H

L-H

No data is written into the device during this portion of a Write operation.

 

 

 

 

Note

8.Is based on a write cycle was initiated in accordance with the Write Cycle Description Truth Table. Alter NWS0, NWS1, BWS0, BWS1, BWS2, and BWS3 on different portions of a write cycle, as long as the setup and hold requirements are achieved.

Document Number: 001-06620 Rev. *D

Page 10 of 27

[+] Feedback

Image 10
Contents Selection Guide Functional Description FeaturesConfigurations Description 400 MHz 375 MHz 333 MHz 300 MHz UnitLogic Block Diagram CY7C1166V18 Logic Block Diagram CY7C1177V18Logic Block Diagram CY7C1168V18 Logic Block Diagram CY7C1170V18CY7C1177V18 2M x Pin ConfigurationsCY7C1166V18 2M x TMSBWS CY7C1168V18 1M xCY7C1170V18 512K x TMS TDISynchronous Read/Write Input. When Pin DefinitionsPin Name Pin Description Negative Input Clock InputTDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TCK Pin for JtagFunctional Overview Master Truth TableSRAM#1 SRAM#2 OperationRemains unaltered Write Cycle DescriptionsComments During the Data portion of a write sequenceInto the device. D359 remains unaltered Write cycle descriptions of CY7C1170V18 followsDevice Device. D80 and D3518 remains unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram Shows the tap controller state diagramTAP Controller TAP Controller Block DiagramTAP Electrical Characteristics Parameter Description Test Conditions Min Max UnitTAP AC Switching Characteristics TAP Timing and Test ConditionScan Register Sizes Identification Register DefinitionsInstruction Codes Boundary Scan Order Bit # Bump IDPower Up Waveforms Power Up Sequence in DDR-II+ SramPower Up Sequence DLL ConstraintsOperating Range Electrical CharacteristicMaximum Ratings AC Input RequirementsAC Test Loads and Waveforms CapacitanceThermal Resistance Parameter Description Test Conditions Max UnitLOW Parameter Min MaxHigh DLL TimingRead/Write/Deselect Sequence Switching WaveformNOP Ordering Information 333 Package Diagram Ball Fbga 13 x 15 x 1.4 mmNXR ECN No Issue Date Orig. Description of ChangeDocument History VKN/KKVTMP