CY7C1166V18, CY7C1177V18
CY7C1168V18, CY7C1170V18
Write Cycle Descriptions
The write cycle descriptions of CY7C1166V18 and CY7C1168V18 follows. [2, 8]
| BWS0/ | BWS1/ | K |
|
|
| Comments |
|
| |||
|
| K |
|
| ||||||||
|
|
|
|
|
|
|
|
| ||||
| NWS0 |
| NWS1 |
|
| |||||||
|
|
|
|
|
|
|
|
| ||||
| L |
| L |
| – | During the Data portion of a write sequence: |
|
| ||||
|
|
|
|
|
|
|
|
|
| CY7C1166V18 − both nibbles (D[7:0]) are written into the device. |
|
|
|
|
|
|
|
|
|
|
|
| CY7C1168V18 − both bytes (D[17:0]) are written into the device. |
|
|
| L |
| L | – | During the Data portion of a write sequence: |
|
| |||||
|
|
|
|
|
|
|
|
|
| CY7C1166V18 − both nibbles (D[7:0]) are written into the device. |
|
|
|
|
|
|
|
|
|
|
|
| CY7C1168V18 − both bytes (D[17:0]) are written into the device. |
|
|
| L |
| H |
| – | During the Data portion of a write sequence: |
|
| ||||
|
|
|
|
|
|
|
|
|
| CY7C1166V18 − only the lower nibble (D[3:0]) is written into the device, D[7:4] | remains unaltered. | |
|
|
|
|
|
|
|
|
|
| CY7C1168V18 − only the lower byte (D[8:0]) is written into the device, D[17:9] | remains unaltered. | |
| L |
| H | – | During the Data portion of a write sequence: |
|
| |||||
|
|
|
|
|
|
|
|
|
| CY7C1166V18 − only the lower nibble (D[3:0]) is written into the device, D[7:4] | remains unaltered. | |
|
|
|
|
|
|
|
|
|
| CY7C1168V18 − only the lower byte (D[8:0]) is written into the device, D[17:9] | remains unaltered. | |
| H |
| L |
| – | During the Data portion of a write sequence: |
|
| ||||
|
|
|
|
|
|
|
|
|
| CY7C1166V18 − only the upper nibble (D[7:4]) is written into the device, D[3:0] | remains unaltered. | |
|
|
|
|
|
|
|
|
|
| CY7C1168V18 − only the upper byte (D[17:9]) is written into the device, D[8:0] | remains unaltered. | |
| H |
| L | – | During the Data portion of a write sequence: |
|
| |||||
|
|
|
|
|
|
|
|
|
| CY7C1166V18 − only the upper nibble (D[7:4]) is written into the device, D[3:0] | remains unaltered. | |
|
|
|
|
|
|
|
|
|
| CY7C1168V18 − only the upper byte (D[17:9]) is written into the device, D[8:0] | remains unaltered. | |
| H |
| H |
| – | No data is written into the devices during this portion of a write operation. |
|
| ||||
|
|
|
|
|
|
|
|
| ||||
| H |
| H | – | No data is written into the devices during this portion of a write operation. |
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
The write cycle descriptions of CY7C1177V18 follows. [2, 8]
BWS0 | K | K | Comments |
L | – | During the Data portion of a Write sequence, the single byte (D[8:0]) is written into the device. | |
L | – | During the Data portion of a Write sequence, the single byte (D[8:0]) is written into the device. | |
H | – | No data is written into the device during this portion of a Write operation. | |
|
|
|
|
H | – | No data is written into the device during this portion of a Write operation. | |
|
|
|
|
Note
8.Is based on a write cycle was initiated in accordance with the Write Cycle Description Truth Table. Alter NWS0, NWS1, BWS0, BWS1, BWS2, and BWS3 on different portions of a write cycle, as long as the setup and hold requirements are achieved.
Document Number: | Page 10 of 27 |
[+] Feedback