Cypress CY8C23433, CY8C23533 manual DC Analog Reference Specifications, P24

Page 21

CY8C23433, CY8C23533

DC Analog Reference Specifications

The following table lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C TA 85°C, or 3.0V to 3.6V and -40°C TA 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Table 18. 5V DC Analog Reference Specifications

Symbol

Description

Min

Typ

Max

Units

 

BG

Bandgap Voltage Reference

1.28

1.30

1.33

V

 

 

 

 

 

 

 

 

AGND = Vdd/2

Vdd/2 - 0.04

Vdd/2 - 0.01

Vdd/2 + 0.007

V

 

 

 

 

 

 

 

 

AGND = 2 x BandGap

2 x BG - 0.048

2 x BG - 0.030

2 x BG + 0.024

V

 

 

 

 

 

 

 

 

AGND = P2[4] (P2[4] = Vdd/2)

P2[4] - 0.011

P2[4]

P2[4] + 0.011

V

 

 

 

 

 

 

 

 

AGND = BandGap

BG - 0.009

BG + 0.008

BG + 0.016

V

 

 

 

 

 

 

 

 

AGND = 1.6 x BandGap

1.6 x BG - 0.022

1.6 x BG - 0.010

1.6 x BG + 0.018

V

 

 

 

 

 

 

 

 

AGND Block to Block Variation

-0.034

0.000

0.034

V

 

 

(AGND = Vdd/2)

 

 

 

 

 

RefHi = Vdd/2 + BandGap

Vdd/2 + BG - 0.10

Vdd/2 + BG

Vdd/2 + BG + 0.10

V

 

 

 

 

 

 

 

 

RefHi = 3 x BandGap

3 x BG - 0.06

3 x BG

3 x BG + 0.06

V

 

 

 

 

 

 

 

 

RefHi = 2 x BandGap + P2[6]

2 x BG + P2[6] - 0.113

2 x BG + P2[6] - 0.018

2 x BG + P2[6] + 0.077

V

 

 

(P2[6] = 1.3V)

 

 

 

 

 

RefHi = P2[4] + BandGap (P2[4] = Vdd/2)

P2[4] + BG - 0.130

P2[4] + BG - 0.016

P2[4] + BG + 0.098

V

 

 

 

 

 

 

 

 

RefHi = P2[4] + P2[6] (P2[4] = Vdd/2,

P2[4] + P2[6] - 0.133

P2[4] + P2[6] - 0.016

P2[4] + P2[6]+ 0.100

V

 

 

P2[6] = 1.3V)

 

 

 

 

 

RefHi = 3.2 x BandGap

3.2 x BG - 0.112

3.2 x BG

3.2 x BG + 0.076

V

 

 

 

 

 

 

 

 

RefLo = Vdd/2 – BandGap

Vdd/2 - BG - 0.04

Vdd/2 - BG + 0.024

Vdd/2 - BG + 0.04

V

 

 

 

 

 

 

 

 

RefLo = BandGap

BG - 0.06

BG

BG + 0.06

V

 

 

 

 

 

 

 

 

RefLo = 2 x BandGap - P2[6]

2 x BG - P2[6] - 0.084

2 x BG - P2[6] + 0.025

2 x BG - P2[6] + 0.134

V

 

 

(P2[6] = 1.3V)

 

 

 

 

 

RefLo = P2[4] – BandGap

P2[4] - BG - 0.056

P2[4] - BG + 0.026

P2[4] - BG + 0.107

V

 

 

(P2[4] = Vdd/2)

 

 

 

 

 

RefLo = P2[4]-P2[6] (P2[4] = Vdd/2,

P2[4] - P2[6] - 0.057

P2[4] - P2[6] + 0.026

P2[4] - P2[6] + 0.110

V

 

 

P2[6] = 1.3V)

 

 

 

 

 

Table 19. 3.3V DC Analog Reference Specifications

 

 

 

 

 

 

 

 

 

 

 

Symbol

Description

Min

Typ

Max

Units

 

BG

Bandgap Voltage Reference

1.28

1.30

1.33

V

 

AGND = Vdd/2

Vdd/2 - 0.03

Vdd/2 - 0.01

Vdd/2 + 0.005

V

 

 

 

 

 

 

 

 

AGND = 2 x BandGap

 

Not Allowed

 

 

 

AGND = P2[4] (P2[4] = Vdd/2)

P2[4] - 0.008

P2[4] + 0.001

P2[4] + 0.009

V

 

AGND = BandGap

BG - 0.009

BG + 0.005

BG + 0.015

V

 

AGND = 1.6 x BandGap

1.6 x BG - 0.027

1.6 x BG - 0.010

1.6 x BG + 0.018

V

 

AGND Column to Column Variation

-0.034

0.000

0.034

mV

 

 

(AGND = Vdd/2)

 

 

 

 

 

RefHi = Vdd/2 + BandGap

 

Not Allowed

 

 

 

 

 

 

 

 

 

 

RefHi = 3 x BandGap

 

Not Allowed

 

 

 

Document Number: 001-44369 Rev. *B

 

 

Page 21 of 37

 

[+] Feedback

Image 21
Contents Logic Block Diagram FeaturesPSoC Functional Overview Digital SystemPSoC Core Analog System Analog System Block DiagramGetting Started PSoC Device CharacteristicsAdditional System Resources Development Kits Technical Training ModulesPSoC Designer Software Subsystems Development ToolsDevice Editor Design BrowserHardware Tools Designing with User ModulesApplication Editor DebuggerUnits of Measure Document ConventionsNumeric Naming Acronyms UsedPin Part Pinout PinoutsSCL, ISSP-SCLK SDA, ISSP-SDATAPin Pin Definitions 28-Pin Ssop Number Name DescriptionI2C SCL I2C SDARegister Conventions Register ReferenceRegister Mapping Tables Abbreviations UsedRegister Map Bank 0 Table User Space Name Addr 1,Hex Access Register Map Bank 1 Table Configuration SpaceACB01CR0 RDI0RO0 ACB01CR1 RDI0RO1 Units of Measure Electrical SpecificationsAbsolute Maximum Ratings Symbol Description Min Typ Units Operating TemperatureOperating Temperature Symbol Description Min Typ Max Units Absolute Maximum RatingsDC Chip-Level Specifications DC Electrical CharacteristicsDC General Purpose IO Specifications Psrroa DC Operational Amplifier SpecificationsLow power comparator LPC reference voltage Vdd Range DC Low Power Comparator SpecificationsLPC supply current LPC voltage offset Document Number 001-44369 Rev. *BPsrrob DC Analog Output Buffer SpecificationsDC Analog Reference Specifications DC POR and LVD Specifications DC Analog PSoC Block SpecificationsDC Programming Specifications SAR8 ADC DC Specifications INLDNL AC Chip-Level Specifications AC Electrical CharacteristicsPLL EnableGain 32K SelectAC General Purpose IO Specifications AC Operational Amplifier SpecificationsBwoa CY8C23433, CY8C23533 Typical Agnd Noise with P24 Bypass AC Digital Block Specifications AC Low Power Comparator SpecificationsLarge Signal Bandwidth, 1Vpp, 3 dB BW, 100 pF Load AC Analog Output Buffer SpecificationsKHz Power = Low Power = High BwobAC External Clock Specifications AC Programming SpecificationsSAR8 ADC AC Specifications AC I2C Specifications Pin 5x5 mm QFN Packaging InformationSolder Reflow Peak Temperature Capacitance on Crystal PinsTypical Package Capacitance on Crystal Pins Thermal ImpedancesOrdering Information Worldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationDocument History Orig. Submission Description of Change Date