AT INTERFACE DESCRIPTION
Ultra DMA Timing
TIMING PARAMETERS (all times in nanoseconds) | MODE 0 | MODE 1 | MODE 2 | ||||
|
|
|
|
|
|
|
|
|
| MIN | MAX | MIN | MAX | MIN | MAX |
t | Cycle Time (from STROBE edge to STROBE edge) | 114 |
| 75 |
| 55 |
|
CYC |
|
|
|
|
|
|
|
t2 | Two cycle time (from rising edge to next rising edge or | 235 |
| 156 |
| 117 |
|
CYC | from falling edge to next falling edge of STROBE) |
|
|
| |||
|
|
|
|
|
|
| |
t | Data setup time (at recipient) | 15 |
| 10 |
| 7 | 70 |
DS |
|
|
|
|
|
|
|
t | Data hold time (at recipient) | 5 |
| 5 |
| 5 |
|
DH |
|
|
|
|
|
|
|
t | Data valid setup time at sender (time from data bus being | 70 |
| 48 |
| 34 | 5 |
DVS | valid until STROBE edge) |
|
| ||||
|
|
|
|
|
|
| |
t | Data valid hold time at sender (time from STROBE edge | 6 |
| 6 |
| 6 | 20 |
DVH | until data may go invalid) |
|
| ||||
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
t | First STROBE (time for device to send first STROBE) | 0 | 230 | 0 | 200 | 0 | 170 |
FS |
|
|
|
|
|
|
|
t | Limited interlock time (time allowed between an action by |
|
|
|
|
|
|
LI | one agent, either host or device, and the following action | 0 | 150 | 0 | 150 | 0 | 150 |
| |||||||
| by the other agent) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
t | Interlock time with minimum | 20 |
| 20 |
| 20 |
|
MLI |
|
|
|
|
|
|
|
t | Unlimited interlock time | 0 |
| 0 |
| 0 |
|
UI |
|
|
|
|
|
|
|
t | Maximum time allowed for outputs to release |
| 10 |
| 10 |
| 10 |
AZ |
|
|
|
|
|
|
|
t | Minimum delay time required for output drivers turning on | 20 |
| 20 |
| 20 |
|
ZAH |
|
|
|
|
|
| |
t | (from released state) | 0 |
| 0 |
| 0 |
|
ZAD |
|
|
|
|
|
|
|
t | Envelope time (all control signal transitions are within the | 20 | 70 | 20 | 70 | 20 | 70 |
ENV | DMACK envelope by this much time) | ||||||
|
|
|
|
|
|
| |
t | STROBE to DMARDY (response time to ensure the |
| 50 |
| 30 |
| 20 |
SR | synchronous pause case when the recipient is pausing) |
|
|
| |||
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
t |
| 75 |
| 60 |
| 50 | |
RFS | be sent this long after receiving DMARDY- negation) |
|
|
| |||
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
t | 160 |
| 125 |
| 100 |
| |
RP | that the sender has paused after negation of |
|
|
| |||
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
t |
| 20 |
| 20 |
| 20 | |
IORDYZ |
|
|
|
|
|
|
|
t | Minimum time device shall wait before driving IORDY | 0 |
| 0 |
| 0 |
|
ZIORDY |
|
|
|
|
|
|
|
t | Setup and hold times before assertion and negation of | 20 |
| 20 |
| 20 |
|
ACK | DMACK- |
|
|
| |||
|
|
|
|
|
|
| |
t | Time from STROBE edge to STOP assertion when the | 50 |
| 50 |
| 50 |
|
SS | sender is stopping |
|
|
| |||
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
DMARQ |
|
|
(device) |
|
|
tUI |
|
|
DMACK- |
|
|
(host) |
|
|
tACK | tFS |
|
tENV |
| |
STOP | tZAD |
|
|
| |
(host) |
|
|
tACK | tFS |
|
tENV |
| |
HDMARDY- |
|
|
(host) | tZAD |
|
|
| |
tZIORDY |
|
|
DSTROBE |
|
|
(device) |
|
|
tAZ | tVDS | tDVH |
DD(15:0) |
|
|
tACK |
|
|
DA0, DA1, DA2, |
|
|
|
| |
| Figure 5 - 4 |
|
Initiating an Ultra DMA Data In Burst
5 – 26