Pro-Tech EB-471LF M1 user manual PC/104 Plus BUS Connector PIN Assignment

Page 68

Appendix A Expansion Bus

PC/104 PLUS BUS CONNECTOR PIN ASSIGNMENT

PC/104 Plus Bus connector is divided into four rows. Each row consists of 30 pins.

The pin assignments are as followed:

 

A

 

B

 

C

 

D

PIN

ASSIGNMENT

PIN

ASSIGNMENT

PIN

ASSIGNMENT

PIN

ASSIGNMENT

A1

GND

B1

Reserved

C1

+5V

D1

AD00

A2

V/I/O

B2

AD02

C2

AD01

D2

+5V

A3

AD05

B3

GND

C3

AD04

D3

AD03

A4

C/BE0#

B4

AD07

C4

GND

D4

AD06

A5

GND

B5

AD09

C5

AD08

D5

GND

A6

AD11

B6

V/I/O

C6

AD10

D6

M66EN

A7

AD14

B7

AD13

C7

GND

D7

AD12

A8

+3.3V

B8

C/BE1#

C8

AD15

D8

+3.3V

A9

SERR#

B9

GND

C9

SB0#

D9

PAR

A10

GND

B10

PERR#

C10

+3.3V

D10

SDONE

A11

STOP#

B11

+3.3V

C11

LOCK#

D11

GND

A12

+3.3V

B12

TRDY#

C12

GND

D12

DEVSEL

A13

FRAME#

B13

GND

C13

IRDY#

D13

+3.3V

A14

GND

B14

AD16

C14

+3.3V

D14

C/BE2#

A15

AD18

B15

+3.3V

C15

AD17

D15

GND

A16

AD21

B16

AD20

C16

GND

D16

AD19

A17

+3.3V

B17

AD23

C17

AD22

D17

+3.3V

A18

IDSEL0

B18

GND

C18

IDSEL1

D18

IDSEL2

A19

AD24

B19

C/BE3#

C19

V/I/O

D19

IDSEL3

A20

GND

B20

AD26

C20

AD25

D20

GND

A21

AD29

B21

+5V

C21

AD28

D21

AD27

A22

+5V

B22

AD30

C22

GND

D22

AD31

A23

REQ0#

B23

GND

C23

REQ1#

D23

V/I/O

A24

GND

B24

REQ2#

C24

+5V

D24

GNT0#

A25

GNT1#

B25

V/I/O

C25

GNT2#

D25

GND

A26

+5V

B26

CLK0

C26

GND

D26

CLK1

A27

CLK2

B27

+5V

C27

CLK3

D27

GND

A28

GND

B28

INTD#

C28

+5V

D28

RST#

A29

+12V

B29

INTA#

C29

INTB#

D29

INTC#

A30

-12V

B30

Reserved

C30

Reserved

D30

GND

Page: A-2

EB-471LF USER′S MANUAL

Page 67 Page 69
Image 68
Page 67 Page 69
Contents USER’S Manual EB-471LF Celeron M FCC Notice Table of Contents Appendix Expansion BUS Introduction Hardware Configuration About this ManualSystem Specification CPUDisplay Safety Precautions Hardware Jumper & Connector Quick Reference Table EB-471LF Connector, Jumper and Component locations Component LocationsHOW to SET the Jumpers Jumpers and CapsJumper Diagrams Jumper SettingsCOM Port Connector RS-232 RS-422 RS-485Jumper Settings Function Pin closed Illustrations RS232/422/485 COM2 SelectionKEYBOARD/MOUSE Connector Reset ConnectorHard Disk Drive LED Connector JPANEL1 7,8 Reset ConnectorIrda Connector External Speaker ConnectorPower LED Connector System FAN Connector VGA ConnectorHard Disk Drive Connector PIN AssignmentUniversal Serial BUS Connector LAN ConnectorFunction Jumper Setting Clear Cmos Data SelectionPower Requirement Selection SettingsAT Power Connector Inverter ConnectorRESET/NMI Watchdog Selection IllustrationLvds Connector Panel Voltage Selection Sound Connector TV-OUT ConnectorLAN LED Software Utilities Filename Purpose Assume that CD ROM drive is D IntroductionVGA Driver Utility Installation of VGA Driver To update VGA Bios for LCD Flat Panel Display Flash Bios UpdateSystem Bios Update Page3-5 LAN Driver Utility IntroductionInstallation Procedure for Windows 9x/NT/2000/XP Sound Driver UtilityIntel Chipset Software Installation Utility Installation of Utility for Windows 98SE/ME/2000/XPUSB2.0 Software Installation Utility Installation of Utility for Windows 98SE/ 2000/XPWatchdog Timer Configuration Configuration SequencePage3-11 Award Bios Setup Introduction Entering Setup Setup program initial screenStandard Cmos Features Cmos Setup screenIDE Primary Master / Slave IDE Secondary Master / Slave Drive a and Drive B VideoHalt on Base MemoryHard Disk Attributes Award Hard Disk Type TableAdvanced Bios Features Bios Features Setup ScreenQuick Power on SELF-TEST CPU L1 & L2 CacheFIRST/SECOND/ Boot Device Boot UP Numlock StatusTypematic Rate Setting Typematic Delay MsecAdvanced Chipset Features Chipset Features Setup ScreenActive to Precharge Delay Dram RAS# to CAS# DelayDram Data Integrity Mode System Bios CacheableDelayed Transaction Memory Hole AT 15M-16MAGP Aperture Size ON-CHIP VGAIntegrated Peripherals Setup Screen Integrated PeripheralsOnchip IDE Device OnChip Primary PCI IDEPrimary Master/Slave PIO Secondary Master/Slave PIO Primary Master/Slave Udma Secondary Master/Slave UdmaOnboard Device USB ControllerUSB Keyboard Support USB Mouse SupportSuper IO Device Power Management Setup Power Management Setup ScreenPower Management Modem USE IRQReset Configuration Data PNP/PCI ConfigurationPNP/PCI Configuration Setup Screen IRQ-n Assigned to Resource Controlled byIRQ Resources Current Warning Temperature Current CPU TemperaturePC Health Status Current System FAN SpeedFrequency Control Setup Screen Frequency ControlAuto Detect PCI CLK Spread SpectrumLoad FAIL-SAFE Defaults Load Optimized DefaultsTo Disable the Password SET Supervisor PASSWORD/SET User PasswordTo SET a Password Save & Exit Setup Exit Without Saving Expansion BUS PC/104 Plus BUS Connector PIN Assignment Technical Summary Block Diagram Interrupt MAP IRQ AssignmentRTC & Cmos RAM MAP Code AssignmentDMA Channel Map Assignment Timer & DMA Channels MAPTimer Channel Map Assignment Map Memory MAPMemory Map
Top Page Image Contents