Samsung M8 manual Command Register Ex F7h, Device Register Ex F6h

Page 47

ABRT (Aborted Command) indicates the requested command has been aborted due to a drive status error (Not Ready, Write Fault, etc.) or because the command code is invalid.

# Indicates the content of this bit is command dependent.

NOTE: Unused bits are cleared to zero.

6.3.4.5Sector Count Register and Sector Count Extended Register (Ex. 1F2h)

This register contains the number of sectors of data requested to be transferred on a read or write operation between the host and the drive. In 28-bit addressing, if the value in this register is zero, a count of 256 sectors is specified. In 48-bit addressing, the Sector Count Register is the low order byte of the 16-bit sector count value and the Sector Count Extended Register is the high order byte of the 16-bit sector count value.

If this register is zero at command completion, the command was successful. If not successfully completed, the register contains the number of sectors, which need to be transferred in order to complete the request.

The contents of this register may be defined otherwise on some commands (e.g., Initialize Drive Parameters command, Format Track command).

6.3.4.6Cylinder High Register and Cylinder High Extended Register (Ex. 1F5h)

In CHS mode the Cylinder High Register contains the high order bits of the starting cylinder address for any disk access. In LBA mode the Cylinder High Register contains bits 16-23 of the LBA. The Cylinder High Extended Register contains bits 40-47 of the 48-bit LBA.

At the end of the command, this register is updated to reflect the current disk address. The most significant bits of the cylinder address are loaded into the Cylinder High register.

6.3.4.7Cylinder Low Register and Cylinder Low Extended Register (Ex. 1F4h)

In CHS mode the Cylinder Low Register contains the low order 8 bits of the starting cylinder address for any disk access. In LBA mode the Cylinder Low Register contains bits 8-15 of the LBA. The Cylinder Low Extended Register contains bits 32-39 of the 48-bit LBA. At the end of the command, this register is updated to reflect the current disk address.

6.3.4.8Command Register (Ex. 1F7h)

This register contains the command code being sent to the drive. Command execution begins immediately after this register is written. The executable commands, the command codes, and the necessary parameters for each command are listed.

6.3.4.9Device Register (Ex. 1F6h)

This register contains the drive and head numbers. When executing an Initialize Drive Parameters command, the content of this register defines the number of heads minus 1.

7

6

5

4

3

2

1

0

Obsolete

LBA

Obsolete

DEV

#

#

#

#

 

 

 

 

 

 

 

 

Spinpoint M8 Product Manual REV 2.3

41

Page 46 Page 48
Image 47
Page 46 Page 48
Contents M8 Product Manual Page Table of Contents Servo System Read and Write Operations Read Fpdma Queued 60h Read Log Extended 2Fh Read Long 22h Table of Tables Manual Organization ScopeUser Definition Reference SataIntroduction DescriptionKey Features Hardware Requirements Standards and RegulationsSpindle speed RPM RPM Class SpecificationsSpecification Summary SpecificationsPhysical dimensions Physical SpecificationsLogical Configurations Physical SpecificationsPerformance Specifications Rated Power consumptionPower consumption Power RequirementsEnvironmental Specifications Environmental Specifications15.0 Reliability Specifications Space Requirements InstallationMounting Unpacking InstructionsOrientation Mounting DimensionsMounting-Screw Clearance ClearanceSata Connectivity Cable ConnectorsVentilation Serial ATA Management PowerHDD Power, Sata Interface, and Factory Jumper Connector Pin Locations on the Drive Pcba DC Power Connector and SATA-Bus Interface Cable Connections Drive InstallationDisk Drive Operation Head / Disk Assembly HDABase Casting Assembly DC Spindle Motor AssemblyCoverAssembly Air Filtration System Disk Stack AssemblyHead Stack Assembly Voice Coil Motor and Actuator Latch AssembliesDisk Controller Digital Signal Process and Interface ControllerDrive Electronics DDR Buffer Control Block Host Interface Control BlockFrequency Synthesizer Disk Control BlockDisk Ldpc Control Block Automatic Gain Control Power ManagementRead/Write IC Time Base GeneratorAnalog to Digital Converter ADC and FIR Analog Anti-Aliasing Low Pass FilterRead Channel Servo SystemRead and Write Operations Read Caching Firmware FeaturesWrite Channel Write Caching Smart Defect ManagementAutomatic Defect Allocation Multi-burst ECC CorrectionSata Terminology Sata II InterfaceSpinpoint M8 Product Manual REV Signal Descriptions Physical Interface Signal SummaryRegisters When read When written2 I/O Register Address Control Block Register DescriptionsDevice Control Register ex F6h Command Block Register DescriptionsFeatures Register and Feature Extended Register Ex F1h Error Register Ex F1hDevice Register Ex F6h Command Register Ex F7hStatus Register Ex F7h Auto-Activate in DMA Setup FIS Sata II Feature SETDevice Activity Signal Staggered Spin-up Disable ControlPhy. Event Counters Sata Power Management Software Settings PreservationCommand Code Parameters ATA Command DescriptionsCommand Table Check Power Mode E5h Command DescriptionsDownload Micro Code 92h Device Configuration Overlay B1hDevice Configuration Overlay Feature Register Values CommandDevice Configuration Identify data structure Word Content Format Track 50h Execute Device Diagnostics 90hDiagnostic Codes Flush Cache E7h, EAh extendedIdentify Device information Content Description=the fields reported in word 88 are valid EXT =Media Card Pass Through command feature set supported WWN Word Content DescriptionIdle Immediate E1h Automatic Standby Timer PeriodsIdle E3h Read DMA C8h, 25h extended Initialize Device Parameters 91hNOP 00h Read Buffer E4hRead Long 22h Read Multiple Command C4h, 29h extendedRead Log Extended 2Fh Read Verify Sectors 40h, 41h extended Read Native Max Address F8h, 27h extendedRead Sectors 20h, 24h extended Security Erase Unit F4h Security Disable Password F6hRecalibrate 10h Security Erase Prepare F3hSecurity Freeze Lock F5h Security Set Password F1hSecurity Erase Unit Password Word Content Security Set Password data contentSeek 7xh Set Features EFhIdentifier Level Command result Security Unlock F2h12 Transfer Mode Values 11 Set Features Register DefinitionsSleep E6h Set Multiple Mode C6h13 Set Max Feature Register Values Set Max Address F9h, 37h extendedSmart B0h 14 Smart Feature Registers ValuesSmart disable operations D9h Smart enable/disable attribute auto-save D2hSmart execute off-line immediate D4h Smart enable operations D8h15 Device Smart Data Structure Smart read data D0hData Structure Revision Number 16 Smart Attribute Status Flags Bit Name Description18 Off-line Data Collection Status Values 17 Smart Attribute Data List19 Self-test Execution Status Values Self-test execution status byteSmart write log sector D6h Smart read log sector D5hSmart return status DAh Write Fpdma Queued 61h Standby Immediate E0hWrite Buffer E8h Write DMA CAh, 35h extendedWrite Sectors 30h, 34h extended Write Multiple Command C5h, 39h extendedWrite Long 32h Spinpoint M8 Product Manual REV General Information MaintenanceMaintenance Precautions HDD handling guide -Please handle HDD by side surfaces HDD handling guide Prevent Shocks Service and Repair
Top Page Image Contents