Transcend Information TS16G-64GCF400 True IDE Multiword DMA Mode Read/Write Timing Specification

Page 30

TS16G~64GCF400		400X CompactFlash Card

True IDE Multiword DMA Mode Read/Write Timing Specification

	Item	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
	Item	(ns)	(ns)	(ns)	(ns)	(ns)
		(ns)	(ns)	(ns)	(ns)	(ns)

tO	Cycle time (min)	480	150	120	100	80

tD	-HIOE / -HIOW asserted width (min)	215	80	70	65	55

tE	-HIOE data access (max)	150	60	50	50	45
tF	-HIOE data hold (min)	5	5	5	5	5

tG	-HIOE/-HIOW data setup (min)	100	30	20	15	10

tH	-HIOW data hold (min)	20	15	10	5	5

tI	-HREG to –HIOE/-HIOW setup (min)	0	0	0	0	0

tJ	-HIOE / -HIOW to -HREG hold (min)	20	5	5	5	5
tKR	-HIOE negated width (min)	50	50	25	25	20
tKW	-HIOW negated width (min)	215	50	25	25	20
tLR	-HIOE to DMARQ delay (max)	120	40	35	35	35
tLW	-HIOW to DMARQ delay (max)	40	40	35	35	35

tM	CEx valid to –HIOE / -HIOW	50	30	25	10	5
tN	CEx hold	15	10	10	10	10

Note

1

1

1

1

Transcend Information Inc.

30

V1.0

Image 30

Contents Placement Features DimensionsDescription Specification Model P/N PerformanceActual Capacity Model P/N User LBA Cylinder Head SectorBlock Diagram TS16G~64GCF400 PC Card Memory Mode PC Card I/O Mode Pin Assignments and Pin TypeTrue IDE Mode4 PC Card Memory Mode PC Card I/O Mode True IDE Mode4 Input Characteristics Input Leakage CurrentOutput Drive Type Output Drive Characteristics Output Drive CharacteristicsType Parameter Symbol Conditions 400X CompactFlash Card Signal DescriptionSignal Name Dir Pin Description StschgCsel GNDSignal Name DirPin Description Stop ReadyIntrq Reset REGDmack Ddmardy WaitIordy DstrobeElectrical Specification CompactFlash Interface I/O atOutput Drive Characteristics for Udma mode Input Power Input Characteristics for Udma modeParameter Symbol UnitsSignal Interface Signal Card10 Host10Low state LowPull-up pin 45 BVD2 to avoid sensing their batteries as Low 150 a high state per socketUltra DMA Electrical Requirements Series termination required for Ultra DMA operationTable Typical Series Termination for Ultra DMA Ultra DMA Mode Cabling Requirement Ieee Symbol Min ns Max ns Attribute Memory Read Timing SpecificationSymbol Speed VersionTable Configuration Register Attribute Memory Write Timing Speed Version 250 ns Symbol Min ns Max nsIeee Common Memory Read Timing SpecificationCycle Time Mode 250 ns 120 ns 100 ns 80 ns MinSymbol 120 ns Min Common Memory Write Timing SpecificationCycle Time Mode 250 ns Symbol 100 ns MinInput Read Timing Specification Cycle Time Mode 250 ns 120 ns 100 ns 80 nsMin Max Symbol Output Write Timing Specification Cycle Time Mode 255 ns 120 ns 100 ns 80 ns TsuHIOW TDVIWH ThHIOW TlWHDX TwHIOW TlWLIWH True IDE PIO Mode Read/Write Timing Specification ModeT6Z TS16G~64GCF400 True IDE Multiword DMA Mode Read/Write Timing Specification True IDE Ultra DMA Mode Read/Write Timing Specification Mode Udma PC Card MEM PC Card IO Mode True IDE ModeUdma Signal Type Pin # NonTS16G~64GCF400 Name Name Comment Min Max Name Mode Mode4Udma 14.7Rising Edge Slew Rate for any signal Falling Edge Slew Rate for any signalREG Card ConfigurationMultiple Function CompactFlash Storage Cards Selected SpaceHIO Stop Dmardy Strobe Dmarq Dmack HioeDMA Inpack REGTable Attribute Memory Function Function ModeAttribute Memory Function DMA CMD REGConfiguration Option Register Base + 00h in Attribute Memory TS16G~64GCF400 Pin Replacement Register Base + 04h in Attribute Memory Socket and Copy Register Base + 06h in Attribute Memory DMA REG Table Pcmcia Mode I/O FunctionTransfer Function Hioe HiowDmarq Dmack Stop Hioe Wait DMA A10 Table PC Card I/O Mode Udma FunctionDmardy Strobe Inpack REG HiowCommon Memory Transfer Function Table Common Memory FunctionCE2 CE1 D15-D8 D7-D0 True IDE Mode I/O Transfer Function Metaformat Overview CF-ATA Drive Register Set Definition and Protocol Primary and Secondary Address Configurations Table Primary and Secondary I/O DecodingContiguous I/O Mapped Addressing Table Contiguous I/O DecodingTrue IDE Mode Addressing Memory Mapped AddressingCF-ATA Registers Data Register Address 1F0h170hOffset 0,8,9Sector Number LBA 7-0 Register Address 1F3h173h Offset Feature Register Address 1F1h171h Offset 1, 0Dh Write OnlySector Count Register Address 1F2h172h Offset Cylinder Low LBA 15-8 Register Address 1F4h174h OffsetTS16G~64GCF400 Device Control Register Address 3F6h376h Offset Eh Card Drive Address Register Address 3F7h377h Offset Fh CF-ATA Command Set Command CodeDefinitions Bit Command Check Power Mode 98h or E5hExecute Drive Diagnostic 90h Cyl High Cyl Low Sec Num Sec Cnt FeatureFlush Cache E7h Transcend Information IncErase Sectors C0h Format Track 50hIdentify Device Ech Drive Cyl High Cyl Low Sec Num Sec Cnt FeatureWord Default Total Data Field Type Information BytesDefault Total Data Field Type Information CF Advanced True IDE Timing Mode Capability and Setting 164 Word 0 General ConfigurationWord 1 Default Number of Cylinders 162 0000h Key management schemes supported 163Word 49 Capabilities Bit 13 Standby Timer Word 3 Default Number of HeadsWord 6 Default Number of Sectors per Track PIO Data Transfer Cycle Timing ModeCurrent Capacity Multiple Sector SettingTotal Sectors Addressable in LBA Mode Multiword DMA transferWords 82-84 Features/command sets supported Word 68 Minimum PIO transfer cycle time with IordyWords 85-87 Features/command sets enabled Word 88 Ultra DMA Modes Supported and SelectedWord 89 Time required for Security erase unit completion Word 91 Advanced power management level valueWord 160 Power Requirement Description Word 128 Security Status Bit 8 Security LevelMaximum Multiword DMA timing mode supported Value Current PIO timing mode selectedMaximum PIO mode timing selected Additional Requirements for CF Advanced Timing ModesValue Current Multiword DMA timing mode selected Maximum Pcmcia IO timing mode SupportedMaximum Memory timing mode Supported Value Maximum PC Card I/O Udma timing mode Supported Value Maximum PC Card Memory Udma timing mode SupportedValue PC Card Memory or I/O Udma timing mode Selected Initialize Drive Parameters 91h Idle 97h or E3hIdle Immediate 95h or E1h NOP 00hRead Buffer E4h Read DMA C8h Read Long Sector 22h or 23hTS16G~64GCF400 Seek 7Xh Set Features EFh Request Sense 03hFeature Supported TS16G~64GCF400 Standby Immediate 94h or E0h Translate Sector 87h Translate Sector InformationWear Level F5h Write Buffer E8h Write DMA CAh TS16G~64GCF400 TS16G~64GCF400 NOP Error PostingError Register Status Register BBKBBK UNC Idnf Abrt Amnf Drdy DWF DSC Corr ERR Smart Data Structure Smart Command SetSmart Command Set Smart Feature Register Values DescriptionSMI Ordering Information Transcend Product CapacityCompactFlash Card