HP 9112 manual A/D Data Registers, 20 ∙ Registers Format

Page 28

I/O Address

Read

 

 

Write

 

 

 

 

 

 

Base + 0

Counter 0

 

Counter 0

 

Base + 4

Counter 1

 

Counter 1

 

Base + 8

Counter 2

 

Counter 2

 

Base + C

-------------

 

8254

Counter

 

 

 

 

Control

 

 

 

 

 

 

 

 

Base + 10

A/D Data Reg.

 

CH1

D/A

Data

 

 

 

 

Reg.

 

 

 

 

 

 

 

 

Base + 14

-------------

 

CH2

D/A

Data

 

 

 

 

Reg.

 

 

Base + 18

A/D

Status

 

A/D Control Reg.

 

Reg.

 

 

 

 

 

 

 

 

 

Base + 1C

Digital IN Reg.

 

Digital OUT Reg.

Base + 20

-------------

 

Software Trigger

 

Table 3.1 I/O Address

 

 

 

3.2A/D Data Registers

The PCI-9112 provides 16 single-ended or 8 differential A/D input

 

channels, the digital data will store in the A/D data registers. The 12 bits

 

A/D data is put into 32 bits registers.

 

 

 

 

 

 

 

 

Address

: BASE + 10

 

 

 

 

 

 

 

 

Attribute

: read only

 

 

 

 

 

 

 

 

Data Format:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bit

 

7

6

 

5

 

3

2

 

 

 

0

 

 

 

 

 

 

 

 

 

 

 

 

BA

A

A

 

A

 

C

C

 

 

 

C

 

SE+

D

D

 

D

 

H

H

 

 

 

H

 

10

3

2

 

1

 

3

2

 

 

 

0

 

BA

A

A

 

A

 

A

A

 

 

 

A

 

SE+

D

D

 

D

 

D

D

 

 

 

D

 

11

1

1

 

9

 

7

6

 

 

 

4

 

 

1

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

BA

-

-

 

-

-

-

-

 

-

 

-

 

SE+

-

-

 

-

-

-

-

 

-

 

-

 

12

-

-

 

-

-

-

-

 

-

 

-

 

 

 

 

 

 

 

 

 

 

 

 

 

 

BA

-

-

 

-

-

-

-

 

-

 

-

 

SE+

-

-

 

-

-

-

-

 

-

 

-

 

13

-

-

 

-

-

-

-

 

-

 

-

 

AD11 .. AD0

:

 

Analog

to

digital

data.

AD11

is the Most

 

Significant Bit (MSB). AD0 is the Least Significant Bit (LSB).

 

 

 

CH3 ~ CH0 : A/D channel number from which the data is derived.

 

 

 

--- :

Don‘t care

 

 

 

 

 

 

 

 

20 Registers Format

Image 28
Contents Page ALL Rights Reserved TrademarksDetailed Company Information Adlink Technology IncQuestions Page Contents Conversion Conversion Digital Input and Output9112DO 9112DA 9112ADSetChannel 9112ADSetRange 9112DblBufferTransfer 9112GetOverrunStatusAppendix A. Demo. Programs Product Warranty/Service What do you need VR Assignment AdjustmentSoftware Utilities PCI Scan UtilityHow to Use This Guide T r o d u c t i o n FeaturesIntroduction ∙ Specifications ApplicationsAnalog Input A/D Analog Output D/ADigital I/O DIO General SpecificationsProgrammable Counter Programming Library Software SupportingPCIS-LVIEW LabVIEW Driver PCIS-VEE HP-VEE Driver DAQBenchTM ActiveX ControlsDASYLabTM PRO PCIS-DDE DDE Server and InTouchTM∙ Installation InstallationWhat You Have Installation ∙ Device Installation for Windows SystemsUnpacking PCB Layout PCI-9112 LayoutConverter PCI -Bus ControllerCPCI-9112 Layout PCB Layout of the PCI-9112Analog Input Channel Configuration Jumper Settings10 ∙ Installation Clock Source Setting D/A Reference Voltage SettingInternal Reference Voltage Setting 12 ∙ InstallationCN 3 Analog Input / Output & Counter/Timer Connectors Pin AssignmentsPin Assignments of PCI-9112 CN 2 Digital Signal Output do 0 CN 1 Digital Signal Input DI 014 ∙ Installation Pin Assignments of cPCI-9112 Hardware Installation Outline 16 ∙ InstallationDaughter Board Connection Connect with ACLD-8125Connect with ACLD-9137 Connect with ACLD-9182Connect with ACLD-9185 18 ∙ InstallationConnect with ACLD-9138 and ACLD-9188 I/O Registers Map G i s t e r s F o r m a tRegisters Format ∙ A/D Data Registers 20 ∙ Registers FormatD/A Output Register Mode A/D control Register22 ∙ Registers Format Auto-Scan Bit MUX Register Bit8 ~ Bit524 ∙ Registers Format A/D Status Register Software Trigger RegisterDigital I/O register 26 ∙ Registers FormatHigh Level Programming Internal Timer/Counter RegisterLow Level Programming Analog Input Signal Connection E r a t i o n T h e o r e mA/D Conversion 28 ∙ Operation TheoremDifferential input mode Single-ended ModeOperation Theorem ∙ 4 Floating source and differential input 30 ∙ Operation Theorem1 A/D Conversion Procedure Timer Pacer Trigger2 A/D Trigger Modes Software trigger3 A/D Data Transfer Modes External TriggerSoftware Data Transfer Drdy Interrupt Transfer IntxD/A Conversion DMA Transfer DmaxDigital Input and Output 34 ∙ Operation TheoremTimer/Counter Operation CounterGeneral Purpose Timer/ Counter Pacer Trigger SourceAddress 36 ∙ Operation TheoremControl Byte Mode Definitions 38 ∙ Operation Theorem+ + L i b r a r y Libraries Installation++ Library ∙ Programming Guide Naming ConventionData Types 40 ∙ C/C++ Library9112Initial SyntaxArgument Return Code9112DI 9112DI ChannelDescription 42 ∙ C/C++ Library9112DO 9112DA 44 ∙ C/C++ Library9112ADSetChannel 9112ADSetRange 46 ∙ C/C++ Library10 9112ADSetMode Cardnumber the card number of PCI-911211 9112ADSetAutoscan 48 ∙ C/C++ Library12 9112ADSoftTrig 13 9112ADAquire 50 ∙ C/C++ Library14 9112ADDMAStart 52 ∙ C/C++ Library 15 9112ADDMAStatus 16 9112ADDMAStop 54 ∙ C/C++ Library17 9112ContDmaStart 18 9112CheckHalfReady 56 ∙ C/C++ Library19 9112DblBufferTransfer 20 9112GetOverrunStatus21 9112ContDmaStop 58 ∙ C/C++ Library22 9112ADINTStart 23 9112ADINTStatus 60 ∙ C/C++ Library25 9112ADTimer 24 9112ADINTStop2MHz / c1 * c2 62 ∙ C/C++ Library26 9112TIMERStart 27 9112TIMERRead28 9112TIMERStop 29 9112AllocDMAMemArgument cardnumber countervalue 64 ∙ C/C++ Library30 9112FreeDMAMem 32 9112GetSample66 ∙ C/C++ Library What do you need CalibrationCalibration ∙ A/D Adjustment VR AssignmentBipolar Calibration Unipolar CalibrationReference Voltage Calibration D/A Adjustment2 D/A Channel Calibration Software Utility Software Utilities70 ∙ Software Utility System Configuration Running the UtilityCalibration Software Utility ∙PCI Scan Utility Functional Testing72 ∙ Software Utility P e n d i x a . D e m o O g r a m s DOS SoftwareWindows 95 DLL Appendix a Demo Programs ∙74 ∙ Appendix a Demo Programs Product Warranty/Service Product Warranty/Service ∙