Manuals / Brands / Computer Equipment / Computer Hardware / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1310AV18, CY7C1312AV18, CY7C1314AV18 Ordering Information, Package Diagram

1 21

Download 21 pages, 2.83 Mb

CY7C1310AV18

CY7C1312AV18

CY7C1314AV18

PRELIMINARY

Document #: 38-05497 Rev. *A Page 20 of 21

QDR SRAMs and Quad Data Rate SRAMs comprise a new family of products developed by Cypress, Hitachi, IDT, NEC and

Samsung technology. All product and company names mentioned in this document are the trademarks of their respective holders.

Ordering Information

Speed

(MHz) Ordering Code

Package

Name Package Type

Operating

Range

167 CY7C1310AV18-167BZC BB165D 13 x 15 x 1.4 mm FBGA Commercial

CY7C1312AV18-167BZC

CY7C1314AV18-167BZC

133 CY7C1310AV18-133BZC BB165D 13 x 15 x 1.4 mm FBGA Commercial

CY7C1312AV18-133BZC

CY7C1314AV18-133BZC

Package Diagram

51-85180-**

165 FBGA 13 x 15 x 1.40 mm BB165D

[+] Feedback

Contents

Main PRELIMINARY 18-Mb QDR-II SRAM 2-Word Burst Architecture L CY7C1310AV18 CY7C1312AV18 CY7C1314AV18 Features Configurations CY7C1312AV18 PRELIMINARY Document #: 38-05497 Rev. *A Page 2 of 21 Selection Guide 167 MHz 133 MHz Unit Maximum Operating Frequency 167 133 MHz Maximum Operating Current 800 700 mA CY7C1310AV18 CY7C1312AV18 CY7C1314AV18 PRELIMINARY Pin Configurations CY7C1310AV18 (2M 8) 11 15 BGA CY7C1312AV18 (1M 18) 11 15 BGA CY7C1314AV18 PRELIMINARY Pin Definitions Pin Configurations CY7C1314AV18 (512k 36) 11 15 BGA Pin Definitions Introduction Pin Definitions CY7C1310AV18 CY7C1312AV18 CY7C1314AV18 PRELIMINARY Application Example Truth Table CY7C1310AV18 CY7C1312AV18 CY7C1314AV18 PRELIMINARY Write Cycle Descriptions Maximum Ratings Operating Range DC Electrical Characteristics AC Electrical Characteristics Switching Characteristics Thermal Resistance Document #: 38-05497 Rev. *A Page 11 of 21 Capacitance [+] Feedback 5pF CCLK Clock Input Capacitance 6 pF COOutput Capacitance 7 pF AC Test Loads and Waveforms ZQ ZQ Switching Waveforms [+] Feedback 12345 8 10 Read/Write/Deselect Sequence 67 CY7C1310AV18 CY7C1312AV18 CY7C1314AV18 PRELIMINARY IEEE 1149.1 Serial Boundary Scan (JTAG) Page Page TAP Controller TAP AC Switching Characteristics TAP Timing and Test Conditions Test Clock Test Mode Select TCK TMS Test Data-In TDI Test Data-Out TDO CY7C1310AV18 CY7C1312AV18 CY7C1314AV18 PRELIMINARY Identification Register Definitions Scan Register Sizes Instruction Codes Page Ordering Information Package Diagram 165 FBGA 13 x 15 x 1.40 mm BB165D