Document History, Rev, Dim, Vbl | Cypress CY7C1312AV18 instruction

CY7C1310AV18

CY7C1312AV18

PRELIMINARYCY7C1314AV18

Document History Page

Document Title: CY7C1310AV18/CY7C1312AV18/CY7C1314AV18 18-Mb QDR™-II SRAM 2-Word Burst Architecture

Document Number: 38-05497

REV.	ECN No.	Issue Date	Orig. of	Description of Change
REV.	ECN No.	Issue Date	Change	Description of Change

**	208405	see ECN	DIM	New Data Sheet

*A	230396	see ECN	VBL	Upload datasheet to the internet

Document #: 38-05497 Rev. *A

Page 21 of 21

[+] Feedback

Image 21

Contents

Configurations FeaturesLogic Block Diagram CY7C1310AV18 Functional Description Logic Block Diagram CY7C1314AV18 Logic Block Diagram CY7C1312AV18Selection Guide 167 MHz 133 MHz Unit Pin Configurations VSSTMS TDI Pin Name Pin Description Pin DefinitionsOperations WPS Negative Input Clock Input Negative Output Clock InputIs referenced with respect to TDO for Jtag Introduction Application Example1 DLLRPS WPS Write Cycle Descriptions CY7C1314AV18 2 BWSComments AC Electrical Characteristics Over the Operating Range DC Electrical Characteristics Over the Operating Range9,14Maximum Ratings Operating Range Thermal Resistance20 Switching Characteristics Over the Operating Range 16,17 AC Test Loads and Waveforms Capacitance20Parameter Description Test Conditions Max Unit Input Capacitance TA = 25C, f = 1 MHz VDD = Read/Write/Deselect Sequence Preliminary Idcode Ieee 1149.1 Serial Boundary Scan Jtag SAMPLE/PRELOAD Sample ZBypass Extest EXIT2-IR UPDATE-DR UPDATE-IR TAP Controller State Diagram24 Parameter Description Test Conditions Min Max Unit TAP Controller Block Diagram TAP AC Switching Characteristics Over the Operating Range26 TAP Timing and Test Conditions27Parameter Description Min Max Unit Scan Register Sizes Identification Register DefinitionsInstruction Codes Boundary Scan Order 10F Ordering Information Package Diagram REV Document HistoryDIM VBL