CY7C1345G

Document History Page

Document Title: CY7C1345G, 4-Mbit (128K x 36) Flow Through Sync SRAM

Document Number: 38-05517

REV.

ECN NO.

Issue Date

Orig. of

Description of Change

Change

 

 

 

 

 

 

 

 

 

**

224365

See ECN

RKF

New datasheet

 

 

 

 

 

*A

278513

See ECN

VBL

Deleted 66 MHz

 

 

 

 

Changed TQFP package to Pb-free TQFP in Ordering Information section

 

 

 

 

Added BG Pb-free package

*B

333626

See ECN

SYT

Modified Address Expansion balls in the pinouts for 100 TQFP and 119 BGA

 

 

 

 

Packages as per JEDEC standards and updated the Pin Definitions accordingly

 

 

 

 

Modified VOL, VOH test conditions

 

 

 

 

Replaced ‘Snooze’ with ‘Sleep’

 

 

 

 

Removed 117 MHz speed bin

 

 

 

 

Replaced TBDs for ΘJA and ΘJC to their respective values on the Thermal Resis-

 

 

 

 

tance table

 

 

 

 

Removed comment on the availability of BG Pb-free package

 

 

 

 

Updated the Ordering Information by shading and unshading MPNs as per

 

 

 

 

availability

*C

418633

See ECN

RXU

Converted from Preliminary to Final

 

 

 

 

Changed address of Cypress Semiconductor Corporation on Page# 1 from

 

 

 

 

“3901 North First Street” to “198 Champion Court”

 

 

 

 

Modified test condition from VIH < VDD to VIH < VDD.

 

 

 

 

Modified test condition from VDDQ < VDD to VDDQ < VDD

 

 

 

 

Modified Input Load to Input Leakage Current except ZZ and MODE in the

 

 

 

 

Electrical Characteristics Table

 

 

 

 

Replaced Package Name column with Package Diagram in the Ordering Infor-

 

 

 

 

mation table

 

 

 

 

Replaced Package Diagram of 51-85050 from *A to *B

 

 

 

 

Updated the Ordering Information

*D

480124

See ECN

VKN

Added the Maximum Rating for Supply Voltage on VDDQ Relative to GND

 

 

 

 

Updated the Ordering Information table.

*E

1274724

See ECN

VKN

Corrected Write Cycle timing waveform

 

 

 

 

 

© Cypress Semiconductor Corporation, 2004-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05517 Rev. *ERevised July 15, 2007Page 20 of 20

Intel and Pentium are registered trademarks and i486 is a trademark of Intel Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.

Page 20
Image 20
Cypress CY7C1345G manual Document History, Issue Date Orig. Description of Change

CY7C1345G specifications

The Cypress CY7C1345G is a high-performance static random-access memory (SRAM) device designed for various applications requiring fast data access and minimal power consumption. As a member of Cypress's prolific family of SRAMs, the CY7C1345G is particularly noted for its performance in networking and telecommunications.

This device features a 512 Kbit (64 K x 8) memory organization, making it suitable for applications needing moderate amounts of fast-access memory. The CY7C1345G operates at a wide voltage range of 2.7V to 3.6V, accommodating both high-performance and low-power applications. One of its standout attributes is its fast access time, with read cycle times as low as 10 ns, allowing for rapid data retrieval that is essential for modern computing requirements.

Another key feature of the CY7C1345G is its low-power operation mode, making it an excellent choice for battery-operated applications. It has a typical active current of only 35 mA and a standby current of just 3 µA, ensuring prolonged battery life while still maintaining high-performance levels. This low power consumption is complemented by the device's sleep mode functionality, which further reduces power draw during periods of inactivity.

In terms of interface, the CY7C1345G employs a simple asynchronous access protocol, ensuring ease of integration into existing systems without the need for complex timing schemes. The device supports asynchronous read and write operations, with an output enable feature that facilitates efficient data retrieval.

The CY7C1345G is encased in a compact 44-pin TSOP II package, making it suitable for applications where space constraints are critical. Its design adheres to rigorous quality and reliability standards, with the device being fully tested to meet JEDEC specifications.

With its blend of speed, low power consumption, and simple interface, the Cypress CY7C1345G SRAM is ideal for a wide array of applications, including telecommunications systems, networking devices, and embedded systems. As technology drives the demand for faster and more efficient memory solutions, the CY7C1345G stands out as a reliable and versatile choice in the SRAM landscape.