Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress manual Ordering Information, CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18

Models: CY7C1511JV18 CY7C1513JV18 CY7C1526JV18 CY7C1515JV18

1 27

Download 27 pages 26.24 Kb

Page 25

Ordering Information

CY7C1511JV18, CY7C1526JV18

CY7C1513JV18, CY7C1515JV18

Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed	Ordering Code	Package	Package Type	Operating
(MHz)	Ordering Code	Diagram	Package Type	Range
300	CY7C1511JV18-300BZC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Commercial

	CY7C1526JV18-300BZC

	CY7C1513JV18-300BZC

	CY7C1515JV18-300BZC

	CY7C1511JV18-300BZXC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free

	CY7C1526JV18-300BZXC

	CY7C1513JV18-300BZXC

	CY7C1515JV18-300BZXC

	CY7C1511JV18-300BZI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Industrial

	CY7C1526JV18-300BZI

	CY7C1513JV18-300BZI

	CY7C1515JV18-300BZI

	CY7C1511JV18-300BZXI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free

	CY7C1526JV18-300BZXI

	CY7C1513JV18-300BZXI

	CY7C1515JV18-300BZXI

Document Number: 001-12560 Rev. *C

Page 25 of 27

[+] Feedback

Image 25

Cypress manual Ordering Information, CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18

Contents

Configurations FeaturesCY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18 Functional Description Logic Block Diagram CY7C1526JV18 Logic Block Diagram CY7C1511JV18CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18 Logic Block Diagram CY7C1515JV18 Logic Block Diagram CY7C1513JV18 165-Ball FBGA 15 x 17 x 1.4 mm Pinout Pin Configuration CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18 CY7C1513JV18, CY7C1515JV18 CY7C1511JV18, CY7C1526JV18Pin Definitions Pin Definitions continued CY7C1513JV18, CY7C1515JV18 Read Operations Functional OverviewWrite Operations Byte Write Operations Depth Expansion Concurrent TransactionsProgrammable Impedance Echo Clocks Application Example CY7C1511JV18, CY7C1526JV18Truth Table ASIC Write Cycle Descriptions Write Cycle Descriptions Test Access Port-Test Clock Disabling the JTAG FeaturePerforming a TAP Reset IEEE 1149.1 Serial Boundary Scan JTAG SAMPLE Z IDCODESAMPLE/PRELOAD BYPASS Page 15 of TAP Controller State Diagram TAP Electrical Characteristics TAP Controller Block Diagram TAP Timing and Test Conditions TAP AC Switching Characteristics Scan Register Sizes Identification Register DefinitionsInstruction Codes CY7C1511JV18 Boundary Scan Order Power Up Waveforms Power Up Sequence in QDR-II SRAMPower Up Sequence DLL Constraints DC Electrical Characteristics Electrical CharacteristicsAC Electrical Characteristics Maximum Ratings Thermal Resistance CapacitanceAC Test Loads and Waveforms Package Parameter Switching Characteristics READ Switching WaveformsWRITE K K RPS WPS Ordering Information Figure 4. 165-ball FBGA 15 x 17 x 1.40 mm Package Diagram ISSUE Document History PageBurst Architecture Document Number ECN NO