Package Diagram, + Feedback | Cypress CY7C1511JV18, CY7C1513JV18

Package Diagram

CY7C1511JV18, CY7C1526JV18

CY7C1513JV18, CY7C1515JV18

Package Diagram

Figure 4. 165-ball FBGA (15 x 17 x 1.40 mm), 51-85195

4/0 6)%7

0).).#/2.%2

!

"

#

$

%

&

'

(

*

+

,

-

.

0

2

	"/44/- 6)%7				-#					0).).#/2.%2
										0).).#/2.%2

					-#! "
								8
								8


										!
										"
										#
										$
										$
										%
										&
										'
¼										(
										*

										+
										,
										-
										-
										.
										0
										2
!



	"		¼
	8

#

¼

#

¼	#
3%!4).' 0,!.%
	-!8

./4%3%

3/,$%2 0!$ 490%0 ./. 3/,$%23-!3+ $%&).%$ .3-$

0!#+!'% 7%)'(4% G

*%$%#$2%&%2%.#%% -/$%3)'. #

0!#+!'% #/$%$ ""!$

51-85195-*A

Document Number: 001-12560 Rev. *C

Page 26 of 27

[+] Feedback

Image 26

Cypress manual Package Diagram, CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18, 165-ball FBGA 15 x 17 x 1.40 mm

Contents

CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18 FeaturesConfigurations Functional Description CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18 Logic Block Diagram CY7C1511JV18Logic Block Diagram CY7C1526JV18 Logic Block Diagram CY7C1513JV18 Logic Block Diagram CY7C1515JV18 Pin Configuration 165-Ball FBGA 15 x 17 x 1.4 mm Pinout 165-Ball FBGA 15 x 17 x 1.4 mm Pinout Pin Definitions CY7C1511JV18, CY7C1526JV18CY7C1513JV18, CY7C1515JV18 CY7C1513JV18, CY7C1515JV18 Pin Definitions continued Write Operations Functional OverviewRead Operations Byte Write Operations Programmable Impedance Concurrent TransactionsDepth Expansion Echo Clocks Truth Table CY7C1511JV18, CY7C1526JV18Application Example ASIC Write Cycle Descriptions CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18 Performing a TAP Reset Disabling the JTAG FeatureTest Access Port-Test Clock IEEE 1149.1 Serial Boundary Scan JTAG SAMPLE/PRELOAD IDCODESAMPLE Z BYPASS TAP Controller State Diagram Page 15 of TAP Controller Block Diagram TAP Electrical Characteristics TAP AC Switching Characteristics TAP Timing and Test Conditions Instruction Codes Identification Register DefinitionsScan Register Sizes CY7C1511JV18 Boundary Scan Order Power Up Sequence Power Up Sequence in QDR-II SRAMPower Up Waveforms DLL Constraints AC Electrical Characteristics Electrical CharacteristicsDC Electrical Characteristics Maximum Ratings AC Test Loads and Waveforms CapacitanceThermal Resistance Package Switching Characteristics Parameter WRITE Switching WaveformsREAD K K RPS WPS Ordering Information Package Diagram Figure 4. 165-ball FBGA 15 x 17 x 1.40 mm Burst Architecture Document Number Document History PageISSUE ECN NO