AutoStore/Power Up Recall, Symbols Parameter

STK17TA8

AutoStore/Power Up Recall

23	23
22	22

NOTE: Read and Write cycles will be ignored during STORE, RECALL and while VCC is below VSWITCH

Notes

9.tHRECALL starts from the time VCC rises above VSWITCH

10.If an SRAM WRITE has not taken place since the last nonvolatile cycle, no STORE will take place

11.Industrial Grade Devices require 15 ms MAX.

Document #: 001-52039 Rev. **

Page 8 of 23

[+] Feedback

Image 8

Contents

Features Logic Block DiagramDescription Cypress Semiconductor Corporation 198 Champion Court Pinouts Pin Descriptions DC Electrical Characteristics RF SSOP-48 Package Thermal CharacteristicsSymbol Parameter Commercial Industrial Units Min Absolute Maximum Ratings Symbol Parameter Commercial Industrial Units Min Max Symbol Parameter Max Units ConditionsAC Test Conditions Capacitance RTC DC Characteristics Symbols Parameter STK17TA8-25 STK17TA8-45 Units Alt Min Max Sram Read Cycles #1 and #2 Sram Write Cycles #1 and #2 Units Standard Alternate Min Max AutoStore/Power Up RecallSymbols Parameter Software-Controlled STORE/RECALL Cycle Soft Sequence Commands Hardware Store to Sram DisabledHardware Store Cycle Hardware Store Pulse Width Mode Selection A16-A0 Mode Power Hardware Recall POWER-UP NvSRAM OperationHardware Store HSB Operation AutoStore Operation Low Average Active Power Software RecallData Protection Noise Considerations RTC Operations Watchdog Timer AlarmPower Monitor Calibrating The Clock Interrupt Register InterruptsFlags Register RTC Register Register BCD Format Data Function / Range Register Map Detail 0x1FFF5 Alarm Day 0x1FFF4 Alarm Hours0x1FFF7 0x1FFF6 Interrupt 0x1FFF2 Alarm Seconds 0x1FFF1 Real Time Clock Centuries 10s Centuries0x1FFF0 Flags WDF Oscf CAL Ordering Information Ordering Codes Package Diagrams 51-85061 *C Document # 001-52039 Rev Document History Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions