Developer’s Manual
536EX Chipset
January
Intel Confidential
536EX Chipset Developer’s Manual
Contents
Contents
Figures
Tables
Revision History
Date
Revision
Description
Introduction
1.1Controllerless Modem Driver Overview
Figure 1. WDM Driver Block Diagram
1.1.2Windows 95 and Windows
User applications
Kernel - ring0
Figure 2. VxD Mini Port Driver Block Diagram
1.2V.90/V.92 and V.34 Data Modes
1.3Modem Connection Overview
Table 2. DCE-to-DCEData Rates for Each Mode
Table 1. DTE-to-DCEData Rates for Each Mode
Table 3. DCE-to-ISPData Rates for V.90 Mode
1.4.1Sending Commands
Table 4. DTE-ModemData Rate Response Codes
1.4.2AT Escape Sequences
1.4.3Dial Modifier
AT Command Summary Tables
AT Command Summary Tables
Table 5. Data Mode Command Summary
Table 5. Data Mode Command Summary Continued
Result code type
AT Command Summary Tables
Generate data mode calling tone
Table 6. V.44/V.42/V.42 bis MNP Command Summary
AT Command Summary Tables
Table 7. Fax Identity Command Summary
Table 8. Fax Class 1 Command Summary
Table 9. IS-101Voice Command Summary
Table 10. Voice DTE→DCE Character Pairs
Table 10. Voice DTE→DCE Character Pairs Continued
Table 11. Voice DTE←DCE Character Pairs
Table 12. Dial Modifiers
Table 11. Voice DTE←DCE Character Pairs Continued
Table 13. S-RegisterSummary
Table 13. S-RegisterSummary Continued
Data Mode AT COMMANDS
Data Mode AT COMMANDS
Table 14. Data Reporting Wn Mapping
Figure 3. Example of a Remote Connection
ATW0
•ATW2
Intel Confidential
+FMFR?, +FMDL?, +FREV?
3.7Hanging Up Hn, S10, Zn, &D2
3.6Online Command Mode Escape Codes, On
3.8Modem-to-ModemConnection Data Rates
Intel Confidential
+PMH=0
+PCW=0
+VCID=1
+++AT
Intel Confidential
hook to connect the call. Now you can answer the phone and talk. After completing your voice conversation, the modem will issue another +PMHF and ATO command to initiate a Quick Connect. If the server rejects the request to go on hold, the user can stay on line ATO command issued or disconnect from his initial data connection ATH command issued
Table 16. Supported Modulation Types
3.9Diagnostic Testing S18, &Tn
3.9.1Local Analog Loopback AT&T1
3.9.2Local Analog Loopback With Self-TestAT&T8
LOCAL MODEM
Figure 6. Local Analog Loopback Test
Local Modem or Test Modem
3.10.1Time-IndependentEscape Sequence
Licensing Requirements for Hayes Escape Sequence
Format
<char1><char2><char3><AT command><contents of S3>
char1 = char2 = char3 = escape character S2
Table 18. Data Mode Command Descriptions
3.10.2Hayes* Escape Sequence
Intel Confidential
Sn=x
Intel Confidential
Data Mode AT COMMANDS
536EX Chipset Developer’s Manual
Data Mode AT COMMANDS
AT&V0
Intel Confidential
Indication
Command Default
Definition
1, 0,
Intel Confidential
+ETBM
+ESR
1, 1,
+GMR
+GSN
+IFC
+ILRR=m
Data Mode AT COMMANDS
<carrier>
Description
+MS=m
see ‘m’
+PHSW=
+PMHF
<value>
+PMHR
Intel Confidential
Error Correction and Data Compression
Error Correction and Data Compression4
Table 19. Operating Modes
Table 20. Resulting +ES Connection Types
NOTES
Intel Confidential
Error Correction and Data Compression
536EX Chipset Developer’s Manual
Intel Confidential
+DR=m
direction
+DS=m
<max string>
3768
+EFCS=m
+ER=m
+ES=m
Fax Class 1 AT Commands
5.1Fax Identity Commands
5.2Fax Class 1 Commands
Fax Class 1 AT Commands
Table 23. <mod> Selection Table
Figure 8. T.30 HDLC Frame Format
Table 24. Fax Mode Command Descriptions
Table 24. Fax Mode Command Descriptions Continued
+FRH=m
Refer to Table 23 on page
shown in Table 23 on page
+FTH=m
IS-101Voice Mode AT Commands
IS-101Voice Mode AT Commands
6.1DTMF Detection Reporting
Table 25. Voice Mode Command Descriptions
6.2Relay Control
+FLO=m
m = <deassert>, <assert>
m=<enable>, <report>
+VDR=m
m = <mask>
+VEM=m
Intel Confidential
+VIP
Preassigned Voice I/O Labels
+VLS=m
Voice I/O Primitive Codes
Relay/Playback Control: cont
m = <sds>, <sdi>
+VRX
+VSD=m
+VSM=m
m= <cml>, <vsr>, <scs>, <sel>
Transmission: Range:
Compression Method Selection: cont
+VSP=m
factory default is ‘0’
+VTS=m
none
Command
Default
Description
DTMF and Tone Generation: cont
Table 26. S-RegisterCommand Descriptions
S-Registers
S-Registers
S-Registers
Intel Confidential
536EX Chipset Developer’s Manual
S-Registers
Intel Confidential
536EX Chipset Developer’s Manual
S-Registers
Intel Confidential
536EX Chipset Developer’s Manual
S-Registers
Caller ID
Caller ID
Table 27. Caller ID Tags for Formatted Reporting
RING DATE = TIME = NMBR = NAME = DOE JOHN MESG =
RING RING
<DLE> R
NMBR =
Parallel Host Interface 16C450/16C550A
UART
Parallel Host Interface 16C450/16C550A UART
Figure 11. UART Emulation in Intelsdb.VxD
UART Transmitter Flow Diagram
UART Receiver Flow Diagram
REGISTER
BIT NUMBER
ADDRESS
NAME
9.2.1Scratch Register SCR
9.2.2Modem Status Register MSR
Figure 14. Scratch Register SCR
Figure 15. Modem Status Register MSR
9.2.3Line Status Register LSR
Figure 16. Line Status Register LSR
9.2.4Modem Control Register MCR
9.2.5Line Control Register LCR
Figure 17. Modem Control Register MCR
Figure 18. Line Control Register LCR
Register
9.2.6FIFO Control Register FCR
Figure 19. FIFO Control Register FCR
Figure 20. Interrupt Identity Register IIR
9.2.7Interrupt Identity Register IIR
Table 28. Interrupt Control Functions
9.2.8Interrupt Enable Register IER
Figure 21. Interrupt Enable Register IER
9.2.9Transmitter Holding Register THR
Figure 22. Transmitter Holding Register THR
9.2.10Receiver Buffer Register RBR
9.2.11Divisor Latch Registers DLM and DLL
Figure 23. Receiver Buffer Register RBR
Figure 24. Divisor Latch Registers DLM and DLL
9.3.1FIFO Interrupt Mode Operation
9.316C550A UART FIFO Operation
9.3.2FIFO Polled Mode Operation
Parallel Host Interface 16C450/16C550A UART
Intel Confidential
536EX Chipset Developer’s Manual