Parallel Host Interface 16C450/16C550A UART

9.316C550A UART FIFO Operation

The modem 16C550A UART FIFO works in both interrupt and polled operation. A description of each type of operation is provided below.

9.3.1FIFO Interrupt Mode Operation

Both the modem receiver and transmitter UART FIFOs can be set up for interrupt mode operation. The RCVR FIFO trigger level and character time-out interrupts have the same priority as the current received data available interrupt. The XMIT FIFO empty interrupt has the same priority as the Transmitter Holding register empty interrupt. Information pertaining to using the receiver and transmitter FIFO interrupts is provided below.

1.When both the receiver FIFO and the receiver interrupts are enabled (FCR0 = 1, IER0 = 1), the UART initiates RCVR interrupts under the following conditions:

a.The receive data available interrupt (IIR = 04) is issued to the DTE when the FIFO has reached its programmed trigger level; the interrupt clears as soon as the FIFO drops below the programmed trigger level

b.The data ready bit, DR (LSR0), is set as soon as a character is transferred from the Internal Shift register to the RCVR FIFO. DR is reset when the FIFO is empty.

2.When the RCVR FIFO and receiver interrupts are enabled, the UART initiates a RCVR FIFO time-out interrupt under the following conditions:

a.A RCVR FIFO time-out occurs when:

—At least one character is in the FIFO.

—The most recent serial character received was longer than four continuous character times ago.

—The most recent DTE read of the FIFO was longer than four continuous character times ago.

b.When a time-out interrupt has occurred, then it is cleared and the timer is reset when the DTE reads one character from the RCVR FIFO.

c.The time-out timer is reset after a new character is received or after the DTE reads the

RCVR FIFO.

3.When the transmitter FIFO and the transmitter interrupt are enabled (FCR0 = 1, IER1 = 1), the UART initiates XMIT interrupts under the following conditions:

a.The Transmitter Holding register interrupt (IIR = 02) occurs when the XMIT FIFO is empty; it is cleared as soon as the transmitter holding register is written to or the IIR is read. During servicing, the 1–16 character interrupt can be written to the XMIT FIFO.

9.3.2FIFO Polled Mode Operation

Both the modem receiver and transmitter UART FIFOs can be set up for polled mode operation. The UART FIFO is set for polled mode when FIFOE (FCR0) = 1 and the respective interrupt enable bit (IER) = 0.

In polling mode, the DTE checks the LSR for receiver and/or transmitter status. The LSR register provides the following information:

102

536EX Chipset Developer’s Manual

Intel Confidential

Page 101 Page 103
Page 102
Image 102
Intel 537EX manual 16C550A Uart Fifo Operation, Fifo Interrupt Mode Operation, Fifo Polled Mode Operation, 102
Page 101 Page 103

537EX specifications

The Intel 537EX is a powerful and innovative embedded processor designed for a range of applications, particularly in the fields of industrial automation, telecommunications, and transport management systems. This processor is a member of Intel's embedded product line, tailored specifically to meet the demands of systems that require high reliability and long lifecycle support.

One of the main features of the Intel 537EX is its multi-core architecture, which enables efficient parallel processing capabilities. This allows for the execution of multiple tasks simultaneously, significantly improving overall system performance. The processor also incorporates Intel’s advanced power management technology, which ensures that the device consumes energy efficiently, enhances thermal performance, and prolongs the lifespan of the system.

The Intel 537EX supports a range of connectivity options, including high-speed Ethernet and Serial ATA interfaces. This ensures that it can easily integrate into existing systems, seamlessly supporting applications that require robust data transfer capabilities. Additionally, the processor is equipped with multiple I/O ports, facilitating the connection of various peripherals and sensors, which is crucial in industrial applications.

One of the standout technologies within the Intel 537EX is its support for hardware virtualization. This feature allows for the creation of multiple virtual environments within a single physical structure, optimizing resource utilization and enhancing system flexibility. Additionally, Intel’s integrated security technologies provide a significant layer of protection against potential threats, ensuring that embedded systems remain secure.

Another characteristic of the Intel 537EX is its extensive software support, which includes compatibility with various operating systems and development environments. This versatility makes it an attractive choice for developers looking to build or upgrade their embedded systems. With access to Intel's comprehensive software tools, developers can quickly optimize applications to take full advantage of the processor's capabilities.

The Intel 537EX also boasts excellent thermal performance, allowing it to operate efficiently in harsh environments. This is crucial for embedded applications in industrial settings where temperature fluctuations are common. Overall, the Intel 537EX is engineered to deliver high-performance processing power, superior connectivity, and enhanced security, solidifying its position as a reliable choice for demanding embedded applications.
Top Page Image Contents