Si4421 CONTROL INTERFACE | Silicon Laboratories SI4421 specs

Image 13

Silicon Laboratories SI4421 manual Si4421 CONTROL INTERFACE, Timing Specification, Timing Diagram

Contents

FEATURES FUNCTIONAL BLOCK DIAGRAMDESCRIPTION TYPICAL APPLICATIONS RF Power Amplifier PA DETAILED FEATURE-LEVELDESCRIPTIONData Filtering and Clock Recovery Si4421 Wake-UpTimer Low Battery Voltage DetectorData Validity Blocks Crystal Oscillator Name Si4421 PACKAGE PIN DEFINITIONSType Function Internal Pin Connections Si4421Name Internal connection PIN10 Logic Diagram nRES I/O PIN6 Logic Diagram FSK / DATA / nFFSNote These pins can be left floating Si4421 Typical Application Si4421Recommended supply decoupling capacitor values Pin Function vs. Operation Mode Absolute Maximum Ratings non-operating Si4421 GENERAL DEVICE SPECIFICATIONSRecommended Operating Range DC Characteristics ELECTRICAL SPECIFICATIONSi4421 AC Characteristics Receiver AC Characteristics PLL parametersSi4421 AC Characteristics Transmitter Si4421AC Characteristics Turn-on/Turnaroundtimings AC Characteristics Others Note 10 By design Si4421 Timing Specification Si4421 CONTROL INTERFACETiming Diagram Control Register Default Values Control CommandsSi4421 Configuration Setting Command Description of the Control Commands2. Power Management Command Si4421 Si4421 Logic connections between power control bits 4. Data Rate Command Frequency Setting Command5. Receiver Control Command Si4421 Si4421 VDI Logic Diagram Si4421 6. Data Filter Command Si4421 7.FIFO and Reset Mode Command 9. Receiver FIFO Read Command 8. Synchron Pattern Command10. AFC Command Si4421 Bit 5-4rl1 to rl0 Si4421 Frequency Setting Command 11. TX Configuration Control CommandSi4421 12. PLL Setting Command 13. Transmitter Register Write CommandSi4421 15.Low Duty-CycleCommand 14. Wake-UpTimer CommandSi4421 Si4421 Vlb= 2.25 + V · 0.1 V Clock divider configuration Si4421 17. Status Read CommandBit Name Si4421 INTERRUPT HANDLING Si4421 TX REGISTER BUFFERED DATA TRANSMISSION Typical TX register usage Si4421 RECOMMENDED PACKET STRUCTURES Si4421 RX FIFO BUFFERED DATA READ Bit Rate 2.4 kbps Si4421 CRYSTAL SELECTION GUIDELINESBit Rate 9.6 kbps Bit Rate 38.4 kbps Si4421 RX-TXALIGNMENT PROCEDURES Si4421 RESET MODES FIFO and Reset Mode Command page Sensitive Reset Enabled, Ripple on VddSW Reset Command Si4421 Channel Selectivity and Blocking Si4421 TYPICAL PERFORMANCE CHARACTERISTICS BER Curves in 433 MHz Band Si4421BER Curves in 868 MHz Band 434 MHz Si4421 Schematics Si4421 REFERENCE DESIGNSEvaluation Board with 50 Ohm Matching Network Frequency Dependent Component Values PCB Layout Top View Bottom View Si4421 Si4421 SchematicsEvaluation Board with Resonant PCB Antenna BIFA Frequency Dependent Component Values PCB Layout Antenna designed for 868/915 MHz band Si4421Top View Bottom View 16-pinTSSOP Si4421 PACKAGE INFORMATIONSee Detail “A” Section B-B Si4421 Universal ISM Band FSK Transceiver RELATED PRODUCTS AND DOCUMENTSDemo Boards and Development Kits Related Resources Si4421