Si4421, 434 MHz | Silicon Laboratories SI4421 specs

Si4421

Receiver Sensitivity over Ambient Temperature (433 MHz, 2.4 kbps, δ fFSK: 45 kHz, BW: 67 kHz):

434 MHz

-100
-103
-106
dBm
-109
-112
-115
-50	-25	0	25	50	75	100
			Celsius

2.2V

2.7V

3.3V 3.8V

Receiver Sensitivity over Ambient Temperature (868 MHz, 2.4 kbps, δ fFSK: 45 kHz, BW: 67 kHz):

868 MHz

-100
-103
-106
dBm
-109
-112
-115
-50	-25	0	25	50	75	100
			Celsius

2.2V

2.7V

3.3V 3.8V

Page 38

Image 38

Silicon Laboratories SI4421 manual Si4421, 434 MHz

Contents

DESCRIPTION FUNCTIONAL BLOCK DIAGRAMFEATURES TYPICAL APPLICATIONS Data Filtering and Clock Recovery DETAILED FEATURE-LEVELDESCRIPTIONRF Power Amplifier PA Si4421 Data Validity Blocks Low Battery Voltage DetectorWake-UpTimer Crystal Oscillator Type Si4421 PACKAGE PIN DEFINITIONSName Function Name Si4421Internal Pin Connections Internal connection Note These pins can be left floating PIN6 Logic Diagram FSK / DATA / nFFSPIN10 Logic Diagram nRES I/O Si4421 Recommended supply decoupling capacitor values Si4421Typical Application Pin Function vs. Operation Mode Recommended Operating Range Si4421 GENERAL DEVICE SPECIFICATIONSAbsolute Maximum Ratings non-operating Si4421 ELECTRICAL SPECIFICATIONDC Characteristics Si4421 AC Characteristics PLL parametersAC Characteristics Receiver AC Characteristics Turn-on/Turnaroundtimings Si4421AC Characteristics Transmitter AC Characteristics Others Si4421 Note 10 By design Timing Diagram Si4421 CONTROL INTERFACETiming Specification Si4421 Control CommandsControl Register Default Values 2. Power Management Command Description of the Control CommandsConfiguration Setting Command Si4421 Logic connections between power control bits Si4421 5. Receiver Control Command Frequency Setting Command4. Data Rate Command Si4421 VDI Logic Diagram Si4421 6. Data Filter Command Si4421 7.FIFO and Reset Mode Command Si4421 10. AFC Command 8. Synchron Pattern Command9. Receiver FIFO Read Command Si4421 Si4421 Bit 5-4rl1 to rl0 Si4421 11. TX Configuration Control CommandFrequency Setting Command Si4421 13. Transmitter Register Write Command12. PLL Setting Command Si4421 14. Wake-UpTimer Command15.Low Duty-CycleCommand Vlb= 2.25 + V · 0.1 V Clock divider configuration Si4421 Bit Name 17. Status Read CommandSi4421 Si4421 INTERRUPT HANDLING TX REGISTER BUFFERED DATA TRANSMISSION Si4421 Si4421 Typical TX register usage Si4421 RX FIFO BUFFERED DATA READ RECOMMENDED PACKET STRUCTURES Bit Rate 9.6 kbps Si4421 CRYSTAL SELECTION GUIDELINESBit Rate 2.4 kbps Bit Rate 38.4 kbps Si4421 RX-TXALIGNMENT PROCEDURES Si4421 RESET MODES SW Reset Command Sensitive Reset Enabled, Ripple on VddFIFO and Reset Mode Command page Si4421 Si4421 TYPICAL PERFORMANCE CHARACTERISTICS Channel Selectivity and Blocking BER Curves in 868 MHz Band Si4421BER Curves in 433 MHz Band Si4421 434 MHz Evaluation Board with 50 Ohm Matching Network Si4421 REFERENCE DESIGNSSchematics Frequency Dependent Component Values Si4421 PCB Layout Top View Bottom View Evaluation Board with Resonant PCB Antenna BIFA SchematicsSi4421 Frequency Dependent Component Values Top View Bottom View Si4421PCB Layout Antenna designed for 868/915 MHz band See Detail “A” Section B-B Si4421 PACKAGE INFORMATION16-pinTSSOP Demo Boards and Development Kits RELATED PRODUCTS AND DOCUMENTSSi4421 Universal ISM Band FSK Transceiver Related Resources Si4421