ST & T UPSD3212A, UPSD3212C, UPSD3212CV Figure 80. Peripheral I/O WRIT E Timing, Table 135. Port A Peripheral Data Mode WRITE Timing (5V Devices), Table 136. Port A Peripheral Data Mode WRITE Timing (3V Devices)

uPSD3212A, uPSD3212C, uPSD3212CV
152/163
Figure 80. Peripheral I/O WRIT E Timing
Table 135. Port A Peripheral Data Mode WRITE Timing (5V Devices)
Note: 1. Data stable on Port 0 pins to data on Port A.
Table 136. Port A Peripheral Data Mode WRITE Timing (3V Devices)
Note: 1. Data stable on Port 0 pins to data on Port A.
Symbol Parameter Conditions Min Max Unit
tWLQV–PA WR to Data Propagation Delay 25 ns
tDVQV–PA Data to Port A Dat a Propagation Delay (Note 1) 22 ns
tWHQZ–PA WR Invalid to Port A Tri-state 20 ns
Symbol Parameter Conditions Min Max Unit
tWLQV–PA WR to Data Propagation Delay 42 ns
tDVQV–PA Data to Port A Dat a Propagation Delay (Note 1) 38 ns
tWHQZ–PA WR Invalid to Port A Tri-state 33 ns
tDVQV (PA)
tWLQV (PA) tWHQZ (PA)
ADDRESS DATA OUT
A/D BUS
WR
PORT A
DATA OUT
ALE
AI06611