SUPER MICRO Computer 6014H-8 Memory RAS Feature Control, Clock Spectrum Feature, ECC Error Type

Models: 6014H-8

1 130
Download 130 pages 57.82 Kb
Page 84
Image 84

SUPERSERVER 6014H-8/6014H-82/6014H-X8 Manual

Memory RAS Feature Control

Select this option to enable the Memory RAS Feature Control The options are Miirroring, Sparing and Standard.

Clock Spectrum Feature

If "Enabled", BIOS will monitor the level of Electromagnetic Interference caused by the components and will attempt to decrease the interference whenever needed. The options are Enabled and Disabled.

DRAM Data Integrity Mode

If enabled, this feature allows the data stored in the DRMA memory to be integrated for faster data processing. The options are 72-bit ECC, 144-bit ECC, Auto, Algorithms and Disabled.

ECC Error Type

This setting lets you select which type of interrupt to be activated as a result of an ECC error. The options are None, NMI (Non-Maskable Interrupt), SMI (System Management Interrupt) and SCI (System Control Interrupt.)

SERR Signal Condition

This setting specifies the conditions required to be qualified as an ECC error. The options are None, Single Bit, Multiple Bit and Both.

USB Function

This setting allows you to Enable or Disable all functions for the USB devices specified.

Legacy USB Support

This setting allows you to enable support for Legacy USB devices. The settings are Enabled and Disabled.

7-12

Page 84
Image 84
SUPER MICRO Computer 6014H-8 Memory RAS Feature Control, Clock Spectrum Feature, Dram Data Integrity Mode, ECC Error Type