TC electronic SDN BHD SDN BHD user manual Setup

Models: SDN BHD

1 31
Download 31 pages 26.25 Kb
Page 13
Image 13

I/O SETUP

I/O Setup

In the I/O menu you will find all system related parameters such as Input/Output settings, analog/digital, Status Bit, Dither and various MIDI settings. For successful operation of the TRIPLE•C these parameters must be correctly set !

To access the I/O menu

Press MENU.

Select I/O Menu using the VALUE SET wheel.

Press ENTER to enter I/O Menu.

In the I/O Menu you select parameters using the PARAMETER wheel and you change values using the VALUE SET wheel.

Input

Select between Analog or Digital.

Analog Input

When "Analog" is selected the TRIPLE•C automatically defaults to the internal 44.1kHz clock as Sample Rate.

Digital Input

When "Digital" is selected the TRIPLE•C attempts to lock to the S/PDIF Input. During the lock-up period the "DI" display icon blinks indicating none or unacceptable clock, and the Outputs are muted. When lock is achieved the "DI" icon turns solid, and the Outputs are un-muted.

Clock

Analog Input

When Input source is analog the following Sample Rates are available:

Internal 44.1kHz - The TRIPLE•C runs at internal 44.1kHz. Internal 48kHz - The TRIPLE•C runs at internal 48kHz. Digital - The TRIPLE•C locks to the incoming digital clock.

Digital Input

When Input Source is digital the following Sample Rates are available:

Internal 44.1kHz - The TRIPLE•C runs at internal 44.1kHz. Internal 48kHz - The TRIPLE•C runs at internal 48kHz. Digital - The TRIPLE•C locks to the incoming digital clock.

Please note that when using internal clock with external digital audio, the incoming digital audio must be in sync with the TRIPLE•C internal clock in order to avoid slip-samples.

"***Rate Mismatch****"

This Error message will occur in the display if the TRIPLE•C detects slip-samples. Typically this problem only occurs in special clock setups e.g. if the TRIPLE•C is running via internal clock, while processing audio from the Digital Input. If the incoming clock and the internal clock does not match the TRIPLE•C will display the above written error message.

Out Range

Range: 2dBu, 8dBu, 14dBu and 20dBu.

Sets the maximum gain range of the analog Output stage.

Analog Out Level

Adjusts the analog Output level. Range: 0 to -100dB

Digital In Gain

Adjusts the Digital In level. This parameter is only active when Digital In is selected.

Dither

Going from one type of bit resolution to a lower, e.g. from 24 bit to 16 bit, you actually loose 8 bits of information. The process of cutting off bits is called truncation and it introduces digital distortion of low level signals, due to the lack of complete signal information. To compensate for this, dither must be applied. Dither is a small amount of filtered noise that generates randomization at the noise floor, thereby ensuring a less distorted low level signal. Dithering is relevant only on digital Outputs and it is always the receiving device that determines the number of bits you must dither to. A CDR or a DAT recorder should normally be dithered to 16 bit.

Status Bits

Sets whether the TRIPLE•C is sending out AES/EBU (professional standard) or S/PDIF (consumer standard) status bits.

MIDI Channel Range: Off/1-16/Omni.

Sets the responding MIDI channel of the TRIPLE•C.

13

Page 13
Image 13
TC electronic SDN BHD SDN BHD user manual Setup