CDCE421EVM Board-Block C Schematic | Texas Instruments SCAU020

www.ti.com

Schematics and Layout

Figure 13. CDCE421EVM Board—Block C Schematic

18

10.9MHz–1175MHz Low Phase Noise Clock Evaluation Board

SCAU020 –March 2007

Submit Documentation Feedback

Image 18

Texas Instruments SCAU020 manual CDCE421EVM Board-Block C Schematic

Contents

Users Guide Submit Documentation Feedback Contents List of Figures CDCE421EVM Evaluation Board Features General Description Signal Path and Control Circuitry CDCE421EVM Programming Blocks Block C Block aBlock B Block D Installing the Software GUI and USB Driver Software Installation Screen ChronosGUI Using Software-Enabled Automatic PLL SelectionIC Block Configuration and Input Calculator Store Crystal Frequency Output Calculator and Apply PLL Settings PLL Bandwidth SelectWrite to CDCE421 Eeprom Manual PLL Block Selection Advanced Control Chronos GUI-Manual PLL Block Selection Pop-Up Software Settings Description Section Function Configuring the Board Programming Configuration USB Cable Attached Schematics and Layout CDCE421EVM Block Switch Off CDCE421EVM Board Schematic CDCE421EVM Board-Block a Schematic CDCE421EVM Board-Block B Schematic CDCE421EVM Board-Block C Schematic CDCE421EVM Board-Block D Schematic Evaluation BOARD/KIT Important Notice FCC Warning Important Notice