VXI Microwave Matrix Offset Register 0x06 — Read and Write, Reserved Register 0x0A — Read Only

Models: SM7100 Microwave Matrix

1 36
Download 36 pages 55.64 Kb
Page 24
Image 24
Offset Register (0x06) — Read and Write

VXI Technology, Inc.

Offset Register (0x06) — Read and Write

D15-D0

A24/A32 Memory

Offset

The value written to this 16-bit register, times 256, sets the base address of the A24 memory space used by the module. The value written to this 16-bit register, times 65,536, sets the base address of the A32 memory space used by the module. A read from this register reflects the previously written value. Because of the required memory size, bits D4 - D0 are disregarded on writes and always read back as 0. Upon receiving a hard reset, all bits in this register are set to 0. A soft reset does not affect the value in this register.

Reserved Register (0x0A) — Read Only

D15-D0

Not Implemented

Always read back as FFFF16

Reserved Register (0x0C) — Read Only

D15-D0

Not Implemented

Always read back as FFFF16

 

 

Version Number Register (0x0E) — Read Only

 

D15-D8

Firmware Version

Not applicable, reads back as 0016

 

Number

 

 

 

 

D7-D4

Major Hardware

Depends on the specific hardware revision of the SMIP II interface board.

 

Version Number

 

 

 

 

D3-D0

Minor Hardware

Depends on the specific hardware revision of the SMIP II interface board.

 

Version Number

 

 

 

Interrupt Status Register (0x1A) — Read Only

D15

Scan Function done

The latest scan list update is complete.

D14

Openbus Active Event

The Openbus was activated by one or more programmed inputs. See

true

description of the Openbus in the module register section.

 

D13-D9

Unused

Data written to these bits have no effect.

 

 

The programmed Busy signal from the module has timed out. This

D8

Module Busy Complete

indicates that the relays actuated for that Busy cycle have settled and a

 

 

measurement may take place.

D7-D0

Reserved

Always reads back as FFFF16

Note: This status register may be used in a polled fashion rather than allowing the events above to generate an Interrupt. A read of this register will clear any active bits. Bits that are not set, or are about to be set are not affected by a read of this register.

24

SM7100 Programming

Page 24
Image 24
VXI Microwave Matrix, SM7100 user manual Offset Register 0x06 — Read and Write, Reserved Register 0x0A — Read Only