Intel IQ80219 manual 105

Page 10

Intel® IQ80219 General Purpose PCI Processor Evaluation Platform

Contents

50

Switch S8E1 - 3: Settings and Operation Mode

60

51

Switch S8E1 - 4: Descriptions

60

52

Switch S8E1 - 4: Settings and Operation Mode

60

53

Switch S8E1 - 5: Settings and Operation Mode

61

54

Switch S8E1 - 5: Driver Mode Output Impedances

61

55

Switch S8E1 - 6: Descriptions

61

56

Switch S8E1 - 6: Settings and Operation Mode

61

57

Switch S8E1 - 6: Driver Mode Output Impedances

61

58

Switch S8E1 - 7: Descriptions

62

59

Switch S8E1 - 7: Settings and Operation Mode

62

60

Switch S8E1 - 8: Descriptions

62

61

Switch S8E1 - 8: Settings and Operation Mode

62

62

Switch S8E2 - 1/2: Descriptions

63

63

Switch S8E2 - 1/2: Settings and Operation Mode

63

64

Switch S8E2 - 4: Descriptions

63

65

Switch S8E2 - 4: Settings and Operation Mode

63

66

Switch S9E1 - (1:3) Descriptions

64

67

Switch S9E1 - (1:3) Settings and Operation Mode

64

68

Switch S9E1 - 4: Descriptions

64

69

Switch S9E1 - 4: Settings and Operation Mode

64

70

Switch S1D1 - 1/2: Descriptions

65

71

Switch S1D1 - 1/2: Settings and Operation Mode

65

72

Switch S4D1 - 1/2: Descriptions

65

73

Switch S4D1 - 1/2: Settings and Operation Mode

65

74

Switch S4D1 - 3/4: Descriptions

65

75

Switch S4D1 - 3/4: Settings and Operation Mode

65

76

Jumper J1G2: Descriptions

66

77

Jumper J1G2: Settings and Operation Mode

66

78

Jumper J3E1: Descriptions

66

79

Jumper J3E1: Settings and Operation Mode

66

80

Jumper J3G1: Descriptions

66

81

Jumper J3G1: Settings and Operation Mode

66

82

Jumper J9E1: Descriptions

67

83

Jumper J9E1: Settings and Operation Mode

67

84

Jumper J9F1: Descriptions

67

85

Jumper J9F1: Settings and Operation Mode

67

86

Private Device Configuration Requirements

69

87

Interrupt Routing for Secondary PCI-X Private Device

70

88

DDR Memory Bias Voltage Minimum/Maximum Values

71

89

UART Register Settings

73

90

Intel®IQ80310 and Intel®IQ80219 evaluation platform board Comparisons

85

91

Related Documents

87

92

Related Documents

105

Image 10
Contents Board Manual November 13Board Manual Contents Debug Interface Dram Exploring the CodeLab Debug Windows 100 119 Figures Rstmode and Retry Operation Setting Summary Tables105 Revision History Date Revision DescriptionThis Page Left Intentionally Blank Document Purpose and Scope Related DocumentsElectronic Information Electronic InformationComponent References Component ReferenceTerms and Definitions Terms and DefinitionsDefinition Intel 80219 General Purpose PCI Processor Block Diagram Intel 80219 General Purpose PCI ProcessorIntroduction Summary of Features Intel IQ80219 Evaluation Platform Board FeaturesFeature Definition First-Time Installation and Test Kit ContentHardware Installation Power and Backplane RequirementsDevelopment Strategy Factory SettingsContents of the Flash Supported Tool BucketsRedhat Redboot Target MonitorsARM Firmware Suite ARM Angel Semihosting File I/OSerial-UART Communication Host Communications ExamplesEthernet-Network Communication Jtag Debug Communication Jtag Debug CommunicationCommunicating with Redboot GNUPro GDB/InsightGetting Started Connecting with GDB GDB set remotebaudARM Extended Debugger This Page Left Intentionally Blank Giga Ethernet Functional DiagramIntel fi BridgeForm-Factor/Connectivity Features Board Form-Factor/ConnectivityPower Power FeaturesMemory Subsystem Battery BackupDDR Memory Features Supported Dimm TypesFlash Memory Requirements Flash Memory RequirementsIntel 80219 General Purpose PCI Processor Operation Mode Interrupt Routing IQ80219 Interrupt routingPeripheral Bus Features Intel IQ80219 Evaluation Platform Board Peripheral BusFlash ROM Features Flash ROMUart Features UartHEX Display HEX Display on the Peripheral BusRotary Switch Rotary Switch RequirementsBattery Status Battery Status Buffer RequirementsEthernet Port Debug InterfaceConsole Serial Port Intel 82544EI Gigabit Ethernet Controller3.1 Jtag Port Logic-Analyzer ConnectorsJtag Debug Jtag Port Pin-outMicor J3F2 Signal/Pins Mictor J3F2Schematic Signal Name Micor J2F1 Signal/PinsMictor J2F1 Micor J1C1 Signal/Pins Mictor J1C1Micor J3C1 Signal/Pins Mictor J3C1Micor J2C1 Signal/Pins Mictor J2C1Board Reset Scheme Reset Requirements/SchemesSwitches and Jumpers Switch SummaryPCI-X Bridge Initialization Signals User Defined SwitchesPcix Initialization Summary Default Switch Settings Visual Jumper Summary Connector SummaryGeneral Purpose Input/Output Header Primary PCI/PCI-X Operation Settings Secondary PCI/PCI-X Operation SettingsPrimary PCI/PCI-X Operation Settings S9E1-1 S9E1-2 S9E1-3 S9E1-4 S8E1-6 Operation ModeDetail Descriptions of Switches/Jumpers Switch S7E1- 2/3Switch S7E1- 4/5 Switch S7E1- 6/7Switch S7E1 8 Settings and Operation Mode Switch S7E1Switch S7E1 8 Descriptions S7E1-8Switch S8E1 Switch S8E1 5 Driver Mode Output Impedances Switch S8E1 5 DescriptionsSwitch S8E1 5 Settings and Operation Mode Switch S8E1 6 DescriptionsSwitch S8E1 8 Descriptions Switch S8E1 7 DescriptionsSwitch S8E1 7 Settings and Operation Mode Switch S8E1 8 Settings and Operation ModeSwitch S8E2 1/2 Switch S8E2Switch S9E1 13 Settings and Operation Mode Switch S9E1Switch S9E1 13 Descriptions Switch S9E1 4 DescriptionsSwitch S4D1 1/2 Switch S1D1 1/2Switch S4D1 3/4 Jumper J3E1 Jumper J1G2Jumper J3G1 Jumper J9E1 Jumper J9F1This Page Left Intentionally Blank Private Device Configuration Requirements Private Device ConfigurationIdsel Routing for Private Device Configuration Interrupt Routing for Private Device Configuration Interrupt Routing for Secondary PCI-X Private DeviceComponents on the Peripheral Bus DramDDR Memory Bias Voltage Minimum/Maximum Values Software Reference Uart Register Settings Address Read Register Write RegisterHex Display Connection to Peripheral Bus Register Bitmap 7-Segment Display LSB FE85 0000h Write Only Ethernet Intel 80219 General Purpose PCI Processor Memory Map Board Support Package BSP ExamplesIntel General Purpose PCI Processor Memory Map Redboot* Intel IQ80219 Memory Map Physical Address Range DescriptionRedboot Intel IQ80219 Physical Memory Map Visual Redboot Intel IQ80310 Physical Memory MapRedboot Intel IQ80219 Virtual Memory Map Visual Redboot Intel IQ80310 Virtual Memory MapRedboot Intel IQ80219 Files Redboot Intel IQ80219 DDR Memory Initialization Sequence Redboot Switching This Page Left Intentionally Blank IQ80310 and IQ80219 Comparisons This Page Left Intentionally Blank Purpose IntroductionNecessary Hardware and Software Related Web Sites Setup Hardware SetupSoftware Setup Software Flow DiagramNew Project Setup Creating a New ProjectConfiguration Flashing with Jtag OverviewUsing Flash Programmer Debugging Out of Flash Building an Executable File From Example CodeLaunching and Configuring Debugger Running the CodeLab DebuggerManually Loading and Executing an Application Program Displaying Source CodeUsing Breakpoints Setting CodeLab Debug Options Stepping Through the CodeExploring the CodeLab Debug Windows Watch Window Registers WindowVariables Window Software Breakpoints Debugging BasicsHardware and Software Breakpoints Hardware BreakpointsExceptions/Trapping 104 Board Manual 105 106 Board Manual 107 Flash Memory Evaluation Board 108 Board Manual 109 110 Board Manual 111 112 Board Manual 113 114 Board Manual 115 116 4 4 Debug and Console Windows 118 Board Manual 119 3 C.9.3 Exceptions/Trapping