Intel IQ80219 manual Debug Interface

Page 4

Intel® IQ80219 General Purpose PCI Processor Evaluation Platform

Contents

 

3.7.4

Rotary Switch

42

 

3.7.5

Battery Status

43

3.8

Debug Interface

..................................................................................................................

44

 

3.8.1

Console Serial Port

44

 

3.8.2

Ethernet Port

44

 

 

3.8.2.1

Intel®82544EI Gigabit Ethernet Controller

44

 

3.8.3

JTAG Debug

45

 

 

3.8.3.1

JTAG Port

45

 

3.8.4

Logic-Analyzer Connectors

45

 

3.8.5

Mictor J3F2

46

 

3.8.6

Mictor J2F1

47

 

3.8.7

Mictor J1C1

48

 

3.8.8

Mictor J3C1

49

 

3.8.9

Mictor J2C1

50

3.9

Board Reset Scheme

51

3.10

Switches and Jumpers

52

 

3.10.1

Switch Summary

52

 

3.10.2

PCIX Initialization Summary

53

 

 

3.10.2.1

User Defined Switches

53

 

 

3.10.2.2

PCI-X Bridge Initialization Signals

53

 

3.10.3

Default Switch Settings - Visual

54

 

3.10.4

Jumper Summary

55

 

3.10.5

Connector Summary

55

 

3.10.6

General Purpose Input/Output Header

55

 

3.10.7

Secondary PCI/PCI-X Operation Settings

56

 

3.10.8

Primary PCI/PCI-X Operation Settings

56

 

3.10.9

Detail Descriptions of Switches/Jumpers

57

 

 

3.10.9.1

Switch S7E1- 2/3

57

 

 

 

3.10.9.1.1 S7E1-2: RST_MODE

57

 

 

 

3.10.9.1.2 S7E1-3: RETRY

57

 

 

 

3.10.9.1.3

Operation Setting Summary Descriptions

57

 

 

3.10.9.2

Switch S7E1- 4/5

58

 

 

 

3.10.9.2.1

Switch S7E1 - 4

58

 

 

 

3.10.9.2.2

Switch S7E1 - 5

58

 

 

3.10.9.3

Switch S7E1- 6/7

58

 

 

3.10.9.4

Switch S7E1- 8

59

 

 

3.10.9.5

Switch S8E1- 2

60

 

 

3.10.9.6

Switch S8E1- 3

60

 

 

3.10.9.7

Switch S8E1- 4

60

 

 

3.10.9.8

Switch S8E1- 5

61

 

 

 

3.10.9.8.1

Switch S8E1 - 5: Descriptions

61

 

 

3.10.9.9

Switch S8E1- 6

61

 

 

3.10.9.10 Switch S8E1- 7

62

 

 

3.10.9.11 Switch S8E1- 8

62

 

 

3.10.9.12 Switch S8E2 - 1/2

63

 

 

3.10.9.13 Switch S8E2 - 4

63

 

 

3.10.9.14 Switch S9E1 - 1:3

64

 

 

3.10.9.15 Switch S9E1 - 4

64

 

 

3.10.9.16 Switch S1D1 - 1/2

65

 

 

3.10.9.17 Switch S4D1 - 1/2

65

 

 

3.10.9.18 Switch S4D1 - 3/4

65

 

 

3.10.9.19 Jumper J1G2

66

Image 4
Contents Board Manual November 13Board Manual Contents Debug Interface Dram Exploring the CodeLab Debug Windows 100 119 Figures Rstmode and Retry Operation Setting Summary Tables105 Revision History Date Revision DescriptionThis Page Left Intentionally Blank Document Purpose and Scope Related DocumentsElectronic Information Component ReferencesElectronic Information Component ReferenceTerms and Definitions Terms and DefinitionsDefinition Intel 80219 General Purpose PCI Processor Block Diagram Intel 80219 General Purpose PCI ProcessorIntroduction Summary of Features Intel IQ80219 Evaluation Platform Board FeaturesFeature Definition Kit Content Hardware InstallationFirst-Time Installation and Test Power and Backplane RequirementsFactory Settings Contents of the FlashDevelopment Strategy Supported Tool BucketsRedhat Redboot Target MonitorsARM Firmware Suite ARM Angel Semihosting File I/OSerial-UART Communication Host Communications ExamplesEthernet-Network Communication Jtag Debug Communication Jtag Debug CommunicationCommunicating with Redboot GNUPro GDB/InsightGetting Started Connecting with GDB GDB set remotebaudARM Extended Debugger This Page Left Intentionally Blank Functional Diagram Intel fiGiga Ethernet BridgeForm-Factor/Connectivity Features Board Form-Factor/ConnectivityPower Power FeaturesBattery Backup DDR Memory FeaturesMemory Subsystem Supported Dimm TypesFlash Memory Requirements Flash Memory RequirementsIntel 80219 General Purpose PCI Processor Operation Mode Interrupt Routing IQ80219 Interrupt routingPeripheral Bus Features Intel IQ80219 Evaluation Platform Board Peripheral BusFlash ROM Features Flash ROMUart Features UartHEX Display HEX Display on the Peripheral BusRotary Switch Rotary Switch RequirementsBattery Status Battery Status Buffer RequirementsDebug Interface Console Serial PortEthernet Port Intel 82544EI Gigabit Ethernet ControllerLogic-Analyzer Connectors Jtag Debug3.1 Jtag Port Jtag Port Pin-outMicor J3F2 Signal/Pins Mictor J3F2Schematic Signal Name Micor J2F1 Signal/PinsMictor J2F1 Micor J1C1 Signal/Pins Mictor J1C1Micor J3C1 Signal/Pins Mictor J3C1Micor J2C1 Signal/Pins Mictor J2C1Board Reset Scheme Reset Requirements/SchemesSwitches and Jumpers Switch SummaryPCI-X Bridge Initialization Signals User Defined SwitchesPcix Initialization Summary Default Switch Settings Visual Jumper Summary Connector SummaryGeneral Purpose Input/Output Header Secondary PCI/PCI-X Operation Settings Primary PCI/PCI-X Operation SettingsPrimary PCI/PCI-X Operation Settings S9E1-1 S9E1-2 S9E1-3 S9E1-4 S8E1-6 Operation ModeDetail Descriptions of Switches/Jumpers Switch S7E1- 2/3Switch S7E1- 4/5 Switch S7E1- 6/7Switch S7E1 Switch S7E1 8 DescriptionsSwitch S7E1 8 Settings and Operation Mode S7E1-8Switch S8E1 Switch S8E1 5 Descriptions Switch S8E1 5 Settings and Operation ModeSwitch S8E1 5 Driver Mode Output Impedances Switch S8E1 6 DescriptionsSwitch S8E1 7 Descriptions Switch S8E1 7 Settings and Operation ModeSwitch S8E1 8 Descriptions Switch S8E1 8 Settings and Operation ModeSwitch S8E2 1/2 Switch S8E2Switch S9E1 Switch S9E1 13 DescriptionsSwitch S9E1 13 Settings and Operation Mode Switch S9E1 4 DescriptionsSwitch S4D1 1/2 Switch S1D1 1/2Switch S4D1 3/4 Jumper J3E1 Jumper J1G2Jumper J3G1 Jumper J9E1 Jumper J9F1This Page Left Intentionally Blank Private Device Configuration Requirements Private Device ConfigurationIdsel Routing for Private Device Configuration Interrupt Routing for Private Device Configuration Interrupt Routing for Secondary PCI-X Private DeviceComponents on the Peripheral Bus DramDDR Memory Bias Voltage Minimum/Maximum Values Software Reference Uart Register Settings Address Read Register Write RegisterHex Display Connection to Peripheral Bus Register Bitmap 7-Segment Display LSB FE85 0000h Write Only Ethernet Intel 80219 General Purpose PCI Processor Memory Map Board Support Package BSP ExamplesIntel General Purpose PCI Processor Memory Map Redboot* Intel IQ80219 Memory Map Physical Address Range DescriptionRedboot Intel IQ80219 Physical Memory Map Visual Redboot Intel IQ80310 Physical Memory MapRedboot Intel IQ80219 Virtual Memory Map Visual Redboot Intel IQ80310 Virtual Memory MapRedboot Intel IQ80219 Files Redboot Intel IQ80219 DDR Memory Initialization Sequence Redboot Switching This Page Left Intentionally Blank IQ80310 and IQ80219 Comparisons This Page Left Intentionally Blank Purpose IntroductionNecessary Hardware and Software Related Web Sites Setup Hardware SetupSoftware Setup Software Flow DiagramNew Project Setup Creating a New ProjectConfiguration Flashing with Jtag OverviewUsing Flash Programmer Debugging Out of Flash Building an Executable File From Example CodeLaunching and Configuring Debugger Running the CodeLab DebuggerManually Loading and Executing an Application Program Displaying Source CodeUsing Breakpoints Setting CodeLab Debug Options Stepping Through the CodeExploring the CodeLab Debug Windows Watch Window Registers WindowVariables Window Debugging Basics Hardware and Software BreakpointsSoftware Breakpoints Hardware BreakpointsExceptions/Trapping 104 Board Manual 105 106 Board Manual 107 Flash Memory Evaluation Board 108 Board Manual 109 110 Board Manual 111 112 Board Manual 113 114 Board Manual 115 116 4 4 Debug and Console Windows 118 Board Manual 119 3 C.9.3 Exceptions/Trapping