Quatech RS-422 user manual Enabling the Special Registers, Interrupt Status Register

Page 15

4.2 Enabling the Special Registers

The DSCLP-200/300 contains two unique registers, an Interrupt Status Register and an Options Register. These registers are enabled when the SPAD jumper (J13) is removed (factory default). They replace the UART Scratchpad Register on accesses to register address 7.

The Interrupt Status Register and Options Register are accessed through the scratchpad location of any UART. The DLAB bit of the UART (Line Control Register, bit 7) is used to select between the two registers. The most recent write of a DLAB bit in any UART selects between the two registers as shown in Figure 8.

DLAB Bit

SPAD Jumper

Register selected for

address 7 accesses

 

 

0

removed

Interrupt Status Register

1

removed

Options Register

X

applied

Scratchpad Registers

Figure 8 --- DLAB bit selects between special registers

4.3 Interrupt Status Register

The read-only Interrupt Status Register can be used to quickly identify which serial ports require servicing after an interrupt. Reading the Interrupt Status Register will return the interrupt status of the entire DSCLP-200/300, as shown in Figure 9. The individual bits are cleared as the interrupting ports are serviced. The interrupt service routine should ensure that the interrupt status register reads zero before exiting.

Bit

Description

 

 

7 (MSB)

0 (not used)

 

 

6

0 (not used)

 

 

5

0 (not used)

 

 

4

0 (not used)

 

 

3

0 (not used)

 

 

2

0 (not used)

 

 

1

Port 2 --- 1 if interrupt pending

 

 

0

Port 1 --- 1 if interrupt pending

 

 

Figure 9 --- Interrupt Status Register

10

DSCLP/SSCLP-200/300 User's Manual

Image 15
Contents DSCLP-200/300 Page Serial Number Declaration of Conformity Table of Contents General Information RS-422 or RS-485 Signal Line Termination Hardware ConfigurationFull-duplex/Half-duplex Operation Signal Connections1 CTS0SEL, CTS1SEL J10,17 2 AUX0SEL1,0, AUX1SEL1,0 J12,11,19,18RCLK0SEL, RCLK1SEL J13 Clock Rate and Optional Registers Enable Scratchpad Register SPAD, J24 TGL0SEL1,0, TGL1SEL1,0 J15,14,22,21 RXEN0SEL, RXEN1SEL J16Force High-Speed Uart Clock X2 or X4, J4-J5 Enable scratchpad registers X4 mode Jumper/connector locations Hardware InstallationBase Address and Interrupt Level IRQ Address Map and Special RegistersInterrupt Status Register Enabling the Special RegistersQuatech Modem Control Register Quatech Modem Control RegisterEnhanced Serial Adapter Identification Options RegisterRR1 RR0 Clock Rate MultiplierWindows Millennium Windows ConfigurationsWindows Windows Windows Using the New Hardware Found Wizard Viewing Resources with Device Manager Page Page Page DOS and other operating systems Other Operating SystemsWindows NT OS/2QTPCI.EXE Basic Mode display QTPCI.EXE Expert Mode display Jumper/Channel correspondence External ConnectionsRclk RTS/CTS HandshakeAUXIN/AUXOUT Loopback XclkHalf-Duplex/Full-Duplex Selection Half- or full-duplex selection RS-422/485 Line termination resistance values Termination ResistorsRS-422/485 Peripheral Connection DSCLP-200/300 connector definitionsINTA# PCI Resource MapWith 64-byte FIFOs optional SpecificationsComputer will not boot up TroubleshootingDSCLP-200/300 Revision December