Quatech RS-422 user manual RTS/CTS Handshake, Rclk

Page 31

7.1 RTS/CTS Handshake

Transmission of RTS, combined with reception of CTS, allows for hardware handshaking (data flow control) between the UART and the external device. RTS is transmitted on AUXOUT by connecting pins 4 and 5 of the jumper block. CTS is received on AUXIN by connecting pins 1 and 2 of the jumper block. If RTS/CTS handshaking is not desired, the RTS output can be looped back to the CTS input by connecting pins 1 and 4 of the jumper block. Figure 19 shows how to select the RTS/CTS mode.

Jumpers J5, J7

XCLK 6

3

RCLK

XCLK 6

3

RCLK

AUXOUT 5

2

AUXIN

AUXOUT 5

2

AUXIN

RTS 4

1

CTS

RTS 4

1

CTS

Transmit RTS on AUXOUT

Loopback RTS to CTS

Receive CTS on AUXIN

 

 

 

Figure 19 --- RTS/CTS selection

7.2 RCLK

This is the clock signal used by the receiver portion of the UART. It is generally provided by connecting it to the UART's own transmit clock output (XCLK). This is done by connecting pins 3 and 6 of the jumper block. If desired, RCLK can be received from an external source over the AUXIN line by connecting pins 2 and 3 of the jumper block. Figure 20 shows how to select the RCLK mode.

Jumpers J5, J7

XCLK

6

3

RCLK

XCLK

6

AUXOUT

5

2

AUXIN

AUXOUT 5

RTS

4

1

CTS

RTS

4

3RCLK

2AUXIN

1CTS

Loopback XCLK to RCLK

Receive RCLK on AUXIN

Figure 20 --- RCLK selection

26

DSCLP/SSCLP-200/300 User's Manual

Image 31
Contents DSCLP-200/300 Page Serial Number Declaration of Conformity Table of Contents General Information RS-422 or RS-485 Signal Line Termination Hardware ConfigurationFull-duplex/Half-duplex Operation Signal Connections2 AUX0SEL1,0, AUX1SEL1,0 J12,11,19,18 1 CTS0SEL, CTS1SEL J10,17RCLK0SEL, RCLK1SEL J13 Clock Rate and Optional Registers Enable Scratchpad Register SPAD, J24 TGL0SEL1,0, TGL1SEL1,0 J15,14,22,21 RXEN0SEL, RXEN1SEL J16Force High-Speed Uart Clock X2 or X4, J4-J5 Enable scratchpad registersX4 mode Jumper/connector locations Hardware InstallationBase Address and Interrupt Level IRQ Address Map and Special RegistersInterrupt Status Register Enabling the Special RegistersQuatech Modem Control Register Quatech Modem Control RegisterEnhanced Serial Adapter Identification Options RegisterRR1 RR0 Clock Rate MultiplierWindows Millennium Windows ConfigurationsWindows Windows Windows Using the New Hardware Found Wizard Viewing Resources with Device Manager Page Page Page DOS and other operating systems Other Operating SystemsWindows NT OS/2 QTPCI.EXE Basic Mode display QTPCI.EXE Expert Mode display Jumper/Channel correspondence External ConnectionsRclk RTS/CTS HandshakeAUXIN/AUXOUT Loopback XclkHalf-Duplex/Full-Duplex Selection Half- or full-duplex selection RS-422/485 Line termination resistance values Termination ResistorsRS-422/485 Peripheral Connection DSCLP-200/300 connector definitionsINTA# PCI Resource MapWith 64-byte FIFOs optional SpecificationsComputer will not boot up TroubleshootingDSCLP-200/300 Revision December