Texas Instruments TMS320C6712D warranty ESEL1 Register 0x01A0 FF04, ESEL3 Register 0x01A0 FF0C

Page 45

SPRS293A − OCTOBER 2005 − REVISED NOVEMBER 2005

EDMA module and EDMA selector (continued)

Table 23. EDMA Event Selector Registers (ESEL0, ESEL1, and ESEL3)

ESEL0 Register (0x01A0 FF00)

31

30

29

28

 

27

24

23

22

21

20

19

16

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Reserved

 

 

 

 

EVTSEL3

 

Reserved

 

 

EVTSEL2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R−0

 

 

R/W−00 0011b

 

 

R−0

 

R/W−00 0010b

 

 

15

14

13

12

 

 

8

 

6

5

4

 

0

 

 

11

7

3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Reserved

 

 

 

 

EVTSEL1

 

Reserved

 

 

EVTSEL0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R−0

 

 

R/W−00 0001b

 

 

R−0

 

R/W−00 0000b

 

 

Legend: R = Read only, R/W = Read/Write; -n = value after reset

 

 

 

 

 

 

 

 

 

ESEL1 Register (0x01A0 FF04)

 

 

 

 

 

 

 

 

31

30

29

28

 

 

24

 

22

21

20

 

16

 

 

27

23

19

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Reserved

 

 

 

 

EVTSEL7

 

Reserved

 

 

EVTSEL6

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R−0

 

 

R/W−00 0111b

 

 

R−0

 

R/W−00 0110b

 

 

15

14

13

12

 

 

8

 

6

5

4

 

0

 

 

11

7

3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Reserved

 

 

 

 

EVTSEL5

 

Reserved

 

 

EVTSEL4

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R−0

 

 

R/W−00 0101b

 

 

R−0

 

R/W−00 0100b

 

 

Legend: R = Read only, R/W = Read/Write; -n = value after reset

 

 

 

 

 

 

 

 

 

ESEL3 Register (0x01A0 FF0C)

 

 

 

 

 

 

 

 

31

30

29

28

 

 

24

 

22

21

20

 

16

 

 

27

23

19

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Reserved

 

 

 

 

EVTSEL15

 

Reserved

 

 

EVTSEL14

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R−0

 

 

R/W−00 1111b

 

 

R−0

 

R/W−00 1110b

 

 

15

14

13

12

 

 

8

 

6

5

4

 

0

 

 

11

7

3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Reserved

 

 

 

 

EVTSEL13

 

Reserved

 

 

EVTSEL12

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R−0

 

 

R/W−00 1101b

 

 

R−0

 

R/W−00 1100b

 

 

Legend: R = Read only, R/W = Read/Write; -n = value after reset

 

 

 

 

 

 

 

 

 

 

Table 24. EDMA Event Selection Registers (ESEL0, ESEL1, and ESEL3) Description

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

BIT #

 

NAME

 

 

 

 

 

 

DESCRIPTION

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

31:30

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

23:22

 

Reserved

 

 

 

Reserved. Read-only, writes have no effect.

 

 

 

 

 

 

15:14

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

7:6

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

EDMA event selection bits for channel x. Allows mapping of the EDMA events to the EDMA channels.

 

 

29:24

 

 

 

 

 

The EVTSEL0 through EVTSEL15 bits correspond to the channels 0 to 15, respectively. These

 

 

 

 

 

 

 

 

EVTSELx fields are user−selectable. By configuring the EVTSELx fields to the EDMA selector value

 

 

 

21:16

 

 

 

 

 

 

 

 

 

EVTSELx

 

 

 

of the desired EDMA sync event number (see Table 22), users can map any EDMA event to the

 

 

 

13:8

 

 

 

 

 

 

 

 

 

 

 

 

EDMA channel.

 

 

 

 

 

 

 

 

 

5:0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

For example, if EVTSEL15 is programmed to 00 0001b (the EDMA selector code for TINT0), then

 

 

 

 

 

 

 

 

 

channel 15 is triggered by Timer0 TINT0 events.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443

45

Page 44 Page 46
Image 45
Page 44 Page 46
Contents SPRS293A − October 2005 − Revised November Table of Contents Pages ADDITIONS/CHANGES/DELETIONS Revision HistoryMultichannel Buffered Serial Port Timing GDP and ZDP BGA package bottom view GDP and ZDP 272-PIN Ball Grid Array BGA PackageBottom View Description Characteristics of the C6712D Processor Device characteristicsHardware Features Internal Clock C6712DDevice compatibility Digital Signal Processor Functional block and CPU DSP core diagramCPU DSP core description DA1 ST1DA2 ST2Memory map summary Memory Map SummaryMemory Block Description Block Size Bytes HEX Address Range Emif Registers Peripheral register descriptionsL2 Cache Registers HEX Address Range Acronym Register NameDevice Registers Interrupt Selector RegistersEdma Parameter RAM† HEX Address Range Acronym Register Name CommentsQuick DMA Qdma and Pseudo Registers† Edma RegistersGpio Registers PLL Controller RegistersMcBSP0 and McBSP1 Registers HEX Address Range Acronym Register Name Comments TimerClkin CLKOUT3 CLKOUT2† CLKMODE0 Pllhv TMS TDO TDI TCK Trst Signal groups descriptionJtag BIG/LITTLE EndianCLKR1 TOUT1 TINP1CLKS1† GpioDevice configurations at device reset Device ConfigurationsBOOTMODE10 Configuration GDP/ZDP Functional Description PINEmifbe LendianDevcfg register description EksrcBIT # Name Description Terminal Functions PIN Signal Terminal FunctionsIPD Description Name GDP IPU‡ ZDP BOOTMODE1 C19 BOOTMODE0 C20 IPD BootmodeEMU1B9 EMU0D9 IPU LITTLE/BIG Endian FormatOnly one asserted during any external data access IPD Description Name GDP IPU‡ ZDP Resets and InterruptsEdge-driven Decoded from the two lowest bits of the internal addressEmif − Data # Emif − Address #TIMER0 TIMER1IPD Description Name GDP IPU‡ ZDP Emif − Data # Multichannel Buffered Serial Port 1 McBSP1Multichannel Buffered Serial Port 0 McBSP0 GENERAL-PURPOSE INPUT/OUTPUT Gpio ModuleReserved for Test RSV IPU IPD Description Name GDP IPU ZDPRSV IPD Additional Reserved for TestSPRS293A − October 2005 − Revised November See the power-supply decoupling portion of this data sheet Name GDP ZDP Supply Voltage PinsDvdd CvddGround Pins Description Name GDP ZDP Supply Voltage PinsVSS GNDVSS GND Signal Name PIN GDP ZDP TYPE†VSS Description GDP Name ZDP Ground PinsDevelopment support Software Development ToolsHardware Development Tools Device support Device and development-support tool nomenclatureFully qualified production device Prefix Temperature Range Default 0C to 90CDevice Family TechnologyDocumentation support Revision ID CPU CSR register descriptionPwrd PCC DCC Pgie GIECPU CSR Register Bit Field Description CPU IDPCC Cache configuration Ccfg register description Ccfg Register Bit Field DescriptionL2MODE Interrupt sources and interrupt selector DSP Interrupt Default Selector Module ControlDSP Interrupts Interrupt Selector EventEdma module and Edma selector Edma ChannelsEdma Selector ESEL3 Register 0x01A0 FF0C ESEL1 Register 0x01A0 FF04PLL and PLL controller Clkout Signals, Default Settings, and Control PLL Lock and Reset TimesEnabled or Disabled MIN TYP MAX UnitClock Signal PLL Clock Frequency Ranges†‡GDP 150and ZDP PLL Control/Status Register Pllcsr Pllcsr Register 0x01B7 C100PLL Multiplier Control Register Pllm Pllm Register 0x01B7 C110DxEN OSCDIV1 Register 0x01B7 C124 Oscillator Divider 1 Register OSCDIV1OD1EN General-purpose input/output Gpio GP7 GP6 GP5 GP4 GP2DIR Power-down mode logic PD3 PD2 PD1 Pwrd Field of the CSR RegisterCharacteristics of the Power-Down Modes Power-supply sequencingPower-supply design considerations System-level design considerationsSupply Schottky Diode Core Supply Power-supply decouplingGND Dvdd C6000Ieee 1149.1 Jtag compatibility statement Example Boards and Maximum Emif Speed Emif device speedBootmode Emif big endian mode correctnessReset Emif Data Lines Pins Where Data PresentRecommended operating conditions MIN NOM MAX UnitIOH IOZ Parameter Test Conditions MIN TYP MAX UnitParameter Measurement Information Signal transition levels42 Ω Vref = 1.5= 0.3 tcmax† VIL max VUS max Ground AC transient rise/fall time specificationsTiming parameters and board routing analysis Control Signals † Output from DSP Board-Level Timings Example see FigureOutput from DSP Input and Output Clocks Timing requirements for CLKIN†‡§See Figure Clkin CLKOUT3 Timing requirements for ECLKIN§ see FigureEclkin Eclkout MINTiming requirements for asynchronous memory cycles†‡ Asynchronous Memory TimingSee −Figure AreCE30 BE10 EA212 Setup = Strobe = Not Ready Hold =ED150 Read Data AOE/SDRAS/SSOE† ARE/SDCAS/SSADS† AWE/SDWE/SSWE† ArdyCEx BE30 EA212 ED310AOE/SDRAS/SSOE † ARE/SDCAS/SSADS † AWE/SDWE/SSWE † Ardy Unit MIN MAX SYNCHRONOUS-BURST Memory TimingBE1 BE2 BE3 BE4 CE30 BE10EA212 ED150 ARE/SDCAS/SSADS † AOE/SDRAS/SSOE † AWE/SDWE/SSWE†Synchronous Dram Timing Timing requirements for synchronous Dram cycles† see Figure150 Read Eclkout EA2113 Bank EA112 Column EA12 ED150AOE/SDRAS/SSOE † ARE/SDCAS/SSADS† AWE/SDWE/SSWE† EA2113 Write EclkoutEA12 ED150 AOE/SDRAS/SSOE † ARE/SDCAS/SSADS † AWE/SDWE/SSWE †CE30 BE10 EA2113 Bank Activate EA112 Row Address EA12 ED150 Actv EclkoutAOE/SDRAS/SSOE† ARE/SDCAS/SSADS† AWE/SDWE/SSWE† Dcab EclkoutCE30 BE10 EA2113 Deac EclkoutEA112 EA12 ED150 Refr EclkoutCE30 BE10 EA212 MRS value ED150 MRS EclkoutTiming requirements for the HOLD/HOLDA cycles† see Figure HOLD/HOLDA TimingHold Hold HoldaEclkout Busreq Busreq TimingReset Timing Timing requirements for reset†‡ see FigureCLKMODE0 = Emif Z Group † Emif Low Group † Boot and Device PhaseExternal Interrupt Timing Timing requirements for external interrupts† see FigureEXTINT, NMI Timing requirements for McBSP†‡ see Figure Multichannel Buffered Serial Port TimingParameter FSR int Clks ClkrBitn-1 ClkxClks Timing requirements for FSR when Gsync = 1 see FigureFSR external CLKR/X no need to resync CLKR/X needs resync Master Slave Unit MIN MAXParameter MASTER§ Slave Unit MIN MAX Clkx FSXBit Bitn-1 McBSP Timing as SPI Master or Slave Clkstp = 11b, Clkxp = Multichannel Buffered Serial Port Timing McBSP Timing as SPI Master or Slave Clkstp = 10b, Clkxp = McBSP Timing as SPI Master or Slave Clkstp = 11b, Clkxp = Timer Timing Timing requirements for timer inputs†TINPx TOUTx GENERAL-PURPOSE INPUT/OUTPUT Gpio Port Timing Timing requirements for Gpio inputs†‡GPIx GPOx Jtag TEST-PORT Timing Timing requirements for Jtag test port see FigureUnit MIN MAX TCK TDO TDI/TMS/TRST Thermal resistance characteristics S-PBGA package for GDP Package thermal resistance characteristicsThermal resistance characteristics S-PBGA package for ZDP Mechanical DataPackaging Information Orderable Device Status Package Pins Package Eco PlanMSL Peak Temp QtySeating Plane 4204396/A 04/02 GDP S-PBGA-N272Seating Plane 4204398/A 04/02 ZDP S-PBGA-N272Important Notice

TMS320C6712D specifications

The Texas Instruments TMS320C6712D is a high-performance, fixed-point digital signal processor (DSP) that belongs to the TMS320C6000 family, well known for its advanced processing capabilities tailored for demanding signal processing applications. Launched in the early 2000s, the C6712D combines high computational power with a rich set of features, making it suitable for a variety of applications such as telecommunications, audio processing, and industrial control systems.

One of the standout characteristics of the TMS320C6712D is its architecture, which is based on a highly efficient VLIW (Very Long Instruction Word) design. This architecture allows the processor to execute multiple instructions in a single clock cycle, significantly increasing performance. The device operates at clock speeds of up to 150 MHz, providing substantial computational throughput that can handle complex algorithms and real-time processing tasks.

Another key feature of the TMS320C6712D is its 32-bit fixed-point processing capabilities, which allows it to perform difficult mathematical computations efficiently. With an instruction set optimized for DSP applications, the processor includes specialized instructions for multiplying and accumulating operations, as well as support for advanced filtering and generation of audio signals.

The C6712D offers an extensive memory architecture, supporting up to 128 MB of external memory via a 32-bit data bus. It features on-chip SRAM, which provides fast access to data and program storage, enhancing the system's overall performance. Additionally, the device includes a powerful set of peripherals, such as dual asynchronous serial ports (UART), I2C interfaces, and DSP-specific interfaces that facilitate connectivity with other components and systems.

Power consumption is another vital aspect of the TMS320C6712D. It incorporates technologies allowing for low-power operation, which is essential for portable and battery-operated devices. The capability to operate in various power modes helps optimize performance while minimizing energy usage.

In conclusion, the Texas Instruments TMS320C6712D is a versatile and powerful DSP that excels in high-performance applications. Its VLIW architecture, fixed-point processing capabilities, extensive memory options, and low power consumption make it an ideal choice for engineers looking to implement complex signal processing tasks efficiently. Whether used in telecommunications, audio processing, or industrial applications, the C6712D remains a reliable and capable solution in the digital signal processing landscape.
Top Page Image Contents