Cypress CY7C1427AV18 TAP Controller Block Diagram, TAP Electrical Characteristics, Tdi, Tck, Tms

Page 15

CY7C1416AV18, CY7C1427AV18 CY7C1418AV18, CY7C1420AV18

TAP Controller Block Diagram


																						0
																						0

																			Bypass Register

TDI						Selection													2	1		0						Selection
																			2	1		0

														Instruction Register
						Circuitry								Instruction Register
																												Circuitry
												31		30	29	.	.		2	1		0						Circuitry



														Identification Register

												108		.	.	.	.		2	1		0



														Boundary Scan Register

	TCK

																TAP Controller

	TMS
	TMS

TDO

TAP Electrical Characteristics

Over the Operating Range [10, 11, 12]

Parameter	Description	Test Conditions	Min	Max	Unit
VOH1	Output HIGH Voltage	IOH = −2.0 mA	1.4		V
VOH2	Output HIGH Voltage	IOH = −100 μA	1.6		V
VOL1	Output LOW Voltage	IOL = 2.0 mA		0.4	V
VOL2	Output LOW Voltage	IOL = 100 μA		0.2	V
VIH	Input HIGH Voltage		0.65VDD	VDD + 0.3	V
VIL	Input LOW Voltage		–0.3	0.35VDD	V
IX	Input and Output Load Current	GND ≤ VI ≤ VDD	–5	5	μA

Notes

10.These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics Table.

11.Overshoot: VIH(AC) < VDDQ + 0.85V (Pulse width less than tCYC/2), Undershoot: VIL(AC) > −1.5V (Pulse width less than tCYC/2).

12.All Voltage referenced to Ground.

Document Number: 38-05616 Rev. *F

Page 15 of 31

[+] Feedback

Image 15

Contents Selection Guide FeaturesConfigurations Functional DescriptionCLK Logic Block Diagram CY7C1416AV18Logic Block Diagram CY7C1427AV18 DoffLogic Block Diagram CY7C1418AV18 Logic Block Diagram CY7C1420AV18BWS CY7C1427AV18 4M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1416AV18 4M xCY7C1420AV18 1M x CY7C1418AV18 2M xPin Definitions Pin Name Pin DescriptionSynchronous Read or Write Input. When TDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device Referenced with Respect toFunctional Overview Echo Clocks Application ExampleDepth Expansion Programmable ImpedanceWrite Cycle Descriptions BWS0 BWS1NWS0 NWS1 BWS0 BWS1 BWS2 BWS3 BWS0Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram TCK TAP Controller Block DiagramTAP Electrical Characteristics TDITAP Timing and Test Conditions TAP AC Switching CharacteristicsRegister Name Bit Size Identification Register DefinitionsScan Register Sizes Instruction CodesBit # Bump ID Boundary Scan OrderPower Up Sequence in DDR-II Sram Power Up SequenceDLL Constraints Electrical Characteristics DC Electrical CharacteristicsMaximum Ratings AC Electrical Characteristics Parameter Description Test Conditions Fbga Unit CapacitanceThermal Resistance Parameter Description Test Conditions Max UnitSwitching Characteristics Clock Rise or K/K in single Clock mode to Data Valid NOP Write Read Switching WaveformsNOP ReadOrdering Information 250 167 Ball Fbga 15 x 17 x 1.4 mm Package DiagramDocument History ECNOirg. Submission Date Description Of Change Pyrs Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions VKN/AESA