Cypress CY7C1427AV18 Logic Block Diagram CY7C1418AV18, Logic Block Diagram CY7C1420AV18, Bws

Page 3

CY7C1416AV18, CY7C1427AV18

CY7C1418AV18, CY7C1420AV18

Logic Block Diagram (CY7C1418AV18)

Burst

Logic

A(20:0)

A(20:1)

Address

CLK

K Gen.

DOFF

VREF
		Control


R/W
R/W		Logic
		Logic
BWS
BWS	[1:0]

	Write	Write
Decode	Reg	Reg	Decode
Decode	1M x	1M x	Decode		18
WriteAdd.	18Array	18Array	ReadAdd.	Logic
				Output	R/W
	Read Data Reg.			Control	C
	Read Data Reg.				C
					C

36
36
	18	Reg.		Reg.	18		CQ
	18	Reg.		Reg.	18		CQ
18						18	CQ


		Reg.	18				DQ[17:0]

Logic Block Diagram (CY7C1420AV18)

Burst

Logic

A(19:0)

A(19:1)

Address

CLK

K Gen.

DOFF

VREF
		Control


R/W
R/W		Logic
		Logic
BWS
BWS	[3:0]

	Write	Write
DecodeAdd.Write	Reg	Reg	DecodeAdd.Read
DecodeAdd.Write	512Kx36Array	512Kx36Array	DecodeAdd.Read	Logic	36
					36
				Output	R/W
	Read Data Reg.			Control	C
	Read Data Reg.				C
					C

72
72
	36	Reg.		Reg.	36		CQ
	36	Reg.		Reg.	36		CQ
36						36	CQ


		Reg.	36				DQ[35:0]

Document Number: 38-05616 Rev. *F

Page 3 of 31

[+] Feedback

Image 3

Contents Selection Guide FeaturesConfigurations Functional DescriptionCLK Logic Block Diagram CY7C1416AV18Logic Block Diagram CY7C1427AV18 DoffLogic Block Diagram CY7C1418AV18 Logic Block Diagram CY7C1420AV18BWS CY7C1427AV18 4M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1416AV18 4M xCY7C1420AV18 1M x CY7C1418AV18 2M xPin Definitions Pin Name Pin DescriptionSynchronous Read or Write Input. When TDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device Referenced with Respect toFunctional Overview Echo Clocks Application ExampleDepth Expansion Programmable ImpedanceWrite Cycle Descriptions BWS0 BWS1NWS0 NWS1 BWS0 BWS1 BWS2 BWS3 BWS0Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram TCK TAP Controller Block DiagramTAP Electrical Characteristics TDITAP Timing and Test Conditions TAP AC Switching CharacteristicsRegister Name Bit Size Identification Register DefinitionsScan Register Sizes Instruction CodesBit # Bump ID Boundary Scan OrderPower Up Sequence in DDR-II Sram Power Up SequenceDLL Constraints Electrical Characteristics DC Electrical CharacteristicsMaximum Ratings AC Electrical Characteristics Parameter Description Test Conditions Fbga Unit CapacitanceThermal Resistance Parameter Description Test Conditions Max UnitSwitching Characteristics Clock Rise or K/K in single Clock mode to Data Valid NOP Write Read Switching WaveformsNOP ReadOrdering Information 250 167 Ball Fbga 15 x 17 x 1.4 mm Package DiagramDocument History ECNOirg. Submission Date Description Of Change Pyrs Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions VKN/AESA