Motorola MVME6100 manual Hardware Preparation and Installation, Introduction, Description

Page 13

Hardware Preparation and Installation

1

Introduction

This chapter contains the following information:

Board preparation and installation instructions

ESD precautionary notes

Description

The MVME6100 is a single-slot, single-board computer based on the MPC7457 processor, the MV64360 system controller, the Tsi148 VME Bridge ASIC, up to 1 GB of ECC-protected DDR DRAM, up to 128MB of flash memory, and a dual Gigabit Ethernet interface.

Front panel connectors on the MVME6100 board include: two RJ-45 connectors for the Gigabit Ethernet, one RJ-45 connector for the asynchronous serial port with integrated LEDs for BRDFAIL and CPU run indication, and a combined reset and abort switch.

The MVME6100 is shipped with one additional asynchronous serial port routed to an on-board header.

The MVME6100 contains two IEEE1386.1 PCI, PCI-X capable mezzanine card slots. The PMC slots are 64-bit capable and support both front and rear I/O. All I/O pins of PMC slot 1 and 46 I/O pins of PMC slot 2 are routed to the 5-row DIN, P2 connector. I/O pins 1 through 64 from J14 of PMC slot 1 are routed to row C and row A of P2. I/O pins 1 through 46 from J24 of PMC slot 2 are routed to row D and row Z of P2.

The MVME6100 has two planar PCI buses (PCI0 and PCI1). In order to support a more generic PCI bus hierarchy nomenclature, the MV64360 PCI buses will be referred to in this document as PCI bus 0 (root bridge instance 0, bus 0) and PCI bus 1 (root bridge instance 1, bus 0). PCI bus 1 connects to PMC slots 1 and 2 of the board. PCI bus 0 connects to the Tsi148 VME Bridge ASIC and PMCspan bridge (PCI6520). This interface operates at PCI-X (133 MHz) speed. Both PCI planar buses are controlled by the MV64360 system controller.

Voltage Input/Output (VIO) for PCI bus 1 is set by the location of the PMC keying pins; both pins should be set to designate the same VIO, either +3.3V or +5V.

The MVME6100 board interfaces to the VMEbus via the P1 and P2 connectors, which use 5- row 160-pin connectors as specified in the VME64 Extension Standard. It also draws +12V and +5V power from the VMEbus backplane through these two connectors. The +3.3V, +2.5V, +1.8V, and processor core supplies are regulated on-board from the +5V power.

MVME6100 Installation and Use (V6100A/IH2)

1

Image 13
Contents V6100A/IH2 Installation and UseTrademarks Safety Summary Flammability Limited and Restricted Rights Legend Contents Functional Description Specifications List of Figures List of Tables Gigabit Ethernet Connectors J9, J93 Pin AssignmentAbout This Manual Overview of ContentsComments and Suggestions About This Manual Conventions Used in This ManualIntroduction Hardware Preparation and InstallationDescription Getting Started Hardware Preparation and InstallationUnpacking Guidelines Overview of Startup ProceduresStartup Overview MVME6100 Preparation Hardware ConfigurationJumper Switch Function Settings MVME6100 Jumper and Switch SettingsMVME6100 Layout PMC/IPMC Selection Headers J10, J15 J18, J25 J28 Scon Header J7Srom Configuration Switch S3 Srom Configuration Switch S3No Srominit Positio Function Flash Boot Bank Select Configuration Switch S4Installing the MVME6100 into a Chassis Hardware InstallationConfiguration Switch S4 MVME6100 Connectors Completing the InstallationConnector Function Connection to PeripheralsSwitches and Indicators Applying PowerFront-Panel LED Status Indicators Startup and OperationMOTLoad Firmware MOTLoad CommandsOverview MOTLoad Implementation and Memory RequirementsMOTLoad Tests MOTLoad Utility ApplicationsCommand Line Interface Using MOTLoadCommand Line Rules Command Line HelpMOTLoad Commands MOTLoad Command ListCommand Description MOTLoad Commands MOTLoad Commands MOTLoad Commands MVME6100 vmeCfg -s -m Default VME SettingsMVME6100 vmeCfg -s -o1 CR/CSR Settings Firmware SettingsDisplaying VME Settings VmeCfg -e -r40C Editing VME SettingsRestoring Default VME Settings Deleting VME SettingsRemote Start Slot Position CS/CSR Starting Address Firmware Startup Sequence Following Reset Alternate Boot Images and Safe StartFirmware Scan for Boot Image Address Usage Checksum Algorithm Valid Boot ImagesName Type Size User Images MOTLoad Image FlagsMOTLoad Image Flags Name Value InterpretationAlternate Boot Data Structure MVME6100 Features Summary FeaturesFeature Description Functional DescriptionMVME6100 Block Diagram Block DiagramL3 Cache ProcessorSystem Controller Memory Controller Interface CPU Bus InterfacePCI/PCI-X Interfaces Device Controller InterfaceGigabit Ethernet MACs Device Bus ParametersWatchdog Timer General-Purpose Timers/CountersI2O Message Unit Four Channel Independent DMA ControllerInterrupt Controller PMCspan Interface VMEbus InterfaceFlash Memory System MemoryPCI Mezzanine Card Slots Reset Control Logic Real-Time Clock/NVRAM/Watchdog TimerIdsel Routing Debug SupportPin Assignments PMC Expansion Connector J4 ConnectorsPMC Expansion Connector J4 Pin Assignments Pin SignalPAR Gigabit Ethernet Connectors J9, J93 Pin Assignment Gigabit Ethernet Connectors J9, J93Pin # Signal 1000 Mb/s 10/100 Mb/s PMC Slot 1 Connector J11 Pin Assignments PCI Mezzanine Card PMC Connectors J11 J14, J21 J24PMC Slot 1 Connector J12 Pin Assignments PMC Slot 1 Connector J13 Pin Assignments PMC Slot 1 Connector J14 Pin Assignments PMC Slot 2 Connector J21 Pin Assignments PMC Slot 2 Connector J22 Pin Assignments PMC Slot 2 Connector J23 Pin Assignments 10. PMC Slot 2 Connector J24 Pin Assignments 11. COM1 Connector J19 Pin Assignments COM1 Connector J1912. VMEbus P1 Connector Pin Assignments VMEbus P1 Connector13. VMEbus P2 Connector Pin Assignments PMC Mode VMEBus P2 Connector PMC ModeP2IOGLAN1M 14. VME P2 Connector Pinouts with IPMC712 VMEbus P2 Connector Ipmc ModePin Row Z Row a Row B Row C Row D 15. VME P2 Connector Pinouts with IPMC761 16. Scon Header J7 Pin Assignments HeadersBoundary Scan Header J8 18. PMC/IPMC Configuration Jumper Block17. Boundary Scan Header J8 Pin Assignments 19. COM2 Planar Serial Port Header J29 Pin Assignments COM2 Header J2921. Processor JTAG/COP RISCWatch Header J42 Pin Assignments Processor JTAG/COP Header J42Power Requirements SpecificationsEnvironmental Specifications Supply Current RequirementsAppendix a Specifications Thermally Significant Components Thermal ValidationMax. Allowable Component Reference Table B-1. Thermally Significant ComponentsMeasurement Designator Generic Description Deg. C LocationFigure B-1. Thermally Significant Components-Primary Side Figure B-2. Thermally Significant Components-Secondary Side Measuring Junction Temperature Component Temperature MeasurementMeasuring Case Temperature PreparationFigure B-3. Mounting a Thermocouple Under a Heatsink Figure B-4. Measuring Local Air Temperature Measuring Local Air TemperatureMotorola Embedded Communications Computing Documents Related DocumentationTable C-2. Manufacturers’ Documents Manufacturers’ DocumentsDocument Title and Source Publication Number Table C-3. Related Specifications Related SpecificationsTable C-3. Related Specifications Index Index